S912XEP100J5MAG Freescale Semiconductor, S912XEP100J5MAG Datasheet - Page 36

no-image

S912XEP100J5MAG

Manufacturer Part Number
S912XEP100J5MAG
Description
MCU 64K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S912XEP100J5MAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
962
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
S912XEP100J5MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S912XEP100J5MAGR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 1 Device Overview MC9S12XE-Family
Unimplemented RAM pages are mapped externally in expanded modes. Accessing unimplemented RAM
pages in single chip modes causes an illegal address reset if the MPU is not configured to flag an MPU
protection error in that range.
Accessing unimplemented FLASH pages in single chip modes causes an illegal address reset if the MPU
is not configured to flag an MPU protection error in that range.
The PARTID value should be referenced regarding the specific memory map for any given device. For
devices sharing the same part ID, the memory regions which are implemented on the larger device but not
supported on the smaller device are implemented but untested on that smaller device. These regions do not
appear as unimplemented in the memory map and do not result in an illegal address reset if erroneously
accessed.
From the above the following examples can be derived.
The 9S12XEP768 is currently only available as a 9S12XEP100 die, thus the unimplemented FLASH pages
are those of the 9S12XEP100 device map.
The 9S12XEQ384, 9S12XEG384, 9S12XES384 are currently only available as a 9S12XEQ512 die, thus
the unimplemented FLASH pages are those of the 9S12XEQ512 device map.
The 9S12XEG128 is currently only available as a 9S12XET256 die, thus the unimplemented FLASH
pages are those of the 9S12XET256 device map.
The range between 0x10_0000 and 0x13_FFFF is mapped to EEPROM resources. The actual EEPROM
and dataflash block sizes are listed in
which is neither used by EEPROM resources nor remapped to external resources via chip selects (see the
FTM/MMC descriptions for details). These ranges do not constitute unimplemented areas.
Accessing reserved registers within the 2K register space does not generate an illegal address reset.
The fixed 8K RAM default location in the global map is 0x0F_E000- 0x0F_FFFF. This is subject to
remapping when configuring the local address map for a larger RAM access range.
36
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Mask Set Number
xM22E
xM48H
xM25J
xM53J
Table 1-2. Unimplemented Range Mapping to Part ID
Part ID
$CC8x
$CC9x
$C48x
$C08x
MC9S12XE-Family Reference Manual , Rev. 1.23
Table
RAM_LOW
0x0F_C000
0x0F_0000
0x0F_0000
0x0F_8000
1-4. Within EEPROM resource range an address range exists
0x13_F000
0x13_F000
0x13_F000
0x13_F000
EE_LOW
B3, B2, B1S, B1N, B0
B3, B2, B1S, B1N, B0
B1S, B0(128K)
Flash Blocks
B1N, B1S, B0
Freescale Semiconductor
Registers
2K
2K
2K
2K

Related parts for S912XEP100J5MAG