S912XEP100J5MAG Freescale Semiconductor, S912XEP100J5MAG Datasheet - Page 604

no-image

S912XEP100J5MAG

Manufacturer Part Number
S912XEP100J5MAG
Description
MCU 64K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S912XEP100J5MAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
962
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
S912XEP100J5MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S912XEP100J5MAGR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 15 Inter-Integrated Circuit (IICV3) Block Description
attempt to engage the bus is failed. When considering these cases, the slave service routine should test the
IBAL first and the software should clear the IBAL bit if it is set.
604
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
Dummy Read
From IBDR
Switch To
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Rx Mode
Y
Byte To IBDR
(Master Rx)
Transmitted
Addr Cycle
Last Byte
Write Next
RXAK=0
End Of
?
?
?
Y
N
N
Stop Signal
TX
Generate
Y
N
Figure 15-15. Flow-Chart of Typical IIC Interrupt Routine
Tx/Rx
Set TXAK =1
?
Y
MC9S12XE-Family Reference Manual , Rev. 1.23
Byte To Be Read
Byte To Be Read
From IBDR
Read Data
And Store
2nd Last
RX
Last
?
?
N
N
Stop Signal
Generate
Y
Y
RTI
Master
Mode
Clear
IBIF
?
Write Data
(Read)
To IBDR
Set TX
Mode
N
Y
N
7-bit address transfer
Clear IBAL
IAAS=1
Dummy Read
SRW=1
From IBDR
?
Set RX
?
Mode
N
N
(Write)
Y
10-bit
address?
Tx Next
Byte
Y
Y
Y
Dummy Read
From IBDR
Arbitration
ACK From
Switch To
Receiver
IAAS=1
Rx Mode
TX/RX
Lost
?
?
?
?
N
N
N
TX
Data Transfer
Freescale Semiconductor
From IBDR
Read Data
And Store
Dummy Read
From IBDR
RX
N
set RX
Mode
10-bit address transfer
IBDR==
11110xx1?
set TX
Mode
Write Data
To IBDR
Y
Y

Related parts for S912XEP100J5MAG