S912XEP100J5MAG Freescale Semiconductor, S912XEP100J5MAG Datasheet - Page 479

no-image

S912XEP100J5MAG

Manufacturer Part Number
S912XEP100J5MAG
Description
MCU 64K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S912XEP100J5MAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
962
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
S912XEP100J5MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
S912XEP100J5MAG
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S912XEP100J5MAGR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Read: Anytime
Write: Anytime
11.3.2.6
This register controls S12XECRG clock selection. Refer
each bit.
Read: Anytime
Write: Refer to each bit for individual write conditions
Freescale Semiconductor
Module Base + 0x0005
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
LOCKIE
SCMIE
Reset
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Field
RTIE
7
4
1
W
R
PLLSEL
Real Time Interrupt Enable Bit
0 Interrupt requests from RTI are disabled.
1 Interrupt will be requested whenever RTIF is set.
Lock Interrupt Enable Bit
0 LOCK interrupt requests are disabled.
1 Interrupt will be requested whenever LOCKIF is set.
Self Clock Mode Interrupt Enable Bit
0 SCM interrupt requests are disabled.
1 Interrupt will be requested whenever SCMIF is set.
S12XECRG Clock Select Register (CLKSEL)
0
7
= Unimplemented or Reserved
PSTP
Figure 11-8. S12XECRG Clock Select Register (CLKSEL)
0
6
MC9S12XE-Family Reference Manual Rev. 1.23
Table 11-5. CRGINT Field Descriptions
XCLKS
5
0
0
0
4
Description
Chapter 11 S12XE Clocks and Reset Generator (S12XECRGV1)
toFigure 11-16
PLLWAI
0
3
for more details on the effect of
2
0
0
RTIWAI
0
1
COPWAI
0
0
479

Related parts for S912XEP100J5MAG