MC9S12DP512CPVER Freescale Semiconductor, MC9S12DP512CPVER Datasheet - Page 46

• Manufacturer Part Number: MC9S12DP512CPVER
• Description: IC MCU 16BIT 4K FLASH 112-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12DP512CPVER

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: CAN, I²C, SCI, SPI
• Peripherals: PWM, WDT
• Number Of I /o: 91
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 5.25 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Package: 112LQFP
• Family Name: HCS12
• Maximum Speed: 25 MHz
• Operating Supply Voltage: 2.5|5 V
• Data Bus Width: 16 Bit
• Interface Type: CAN/I2C/SCI/SPI
• On-chip Adc: 2(8-chx10-bit)
• Number Of Timers: 8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: MC9S12DP512CPVERTR

MC9S12DP512 Device Guide V01.25
$0200 - $023F
$0240 - $027F
Address
$021C -
$021F
$0220 -
$022F
$0230 -
$023F
Address
$0240
$0241
$0242
$0243
$0244
$0245
$0246 -
$0247
$0248
$0249
$024A
$024B
$024C
$024D
$024E
$024F
$0250
$0251
$0252
$0253
CAN3IDMR4 -
CAN3IDMR7
CAN3RXFG
CAN3TXFG
Reserved
Reserved
WOMS
DDRM
RDRM
DDRS
RDRS
Name
Name
DDRT
RDRT
PERS
PPSS
PERT
PPST
PTIM
PTIT
PTIS
PTM
PTT
PTS
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
CAN3 (Freescale Scalable CAN - FSCAN)
PIM (Port Integration Module PIM_9DP256)
WOMS7 WOMS6 WOMS5 WOMS4 WOMS3 WOMS2 WOMS1 WOMS0
DDRM7
RDRM7
DDRT7
RDRT7
DDRS7
RDRS7
PERS7
PERT7
PPST7
PPSS7
PTIM7
PTIS7
PTIT7
PTM7
PTS7
PTT7
Bit 7
AM7
Bit 7
0
0
DDRM7
RDRM6
DDRS7
RDRS6
DDRT7
RDRT6
PERS6
PERT6
PPST6
PPSS6
PTIM6
PTIS6
PTIT6
PTM6
PTS6
PTT6
Bit 6
AM6
Bit 6
0
0
FOREGROUND TRANSMIT BUFFER see Table 1-2
FOREGROUND RECEIVE BUFFER see Table 1-2
DDRM5
RDRM5
DDRS5
RDRS5
DDRT5
RDRT5
PERS5
PERT5
PPST5
PPSS5
PTIM5
PTIT5
PTIS5
PTM5
PTS5
PTT5
AM5
Bit 5
Bit 5
0
0
DDRM4
RDRM4
DDRS4
RDRS4
DDRT4
RDRT4
PERS4
PERT4
PPST4
PPSS4
PTIM4
PTIT4
PTIS4
PTM4
PTT4
PTS4
AM4
Bit 4
Bit 4
0
0
DDRM3
RDRM3
DDRS3
RDRS3
DDRT3
RDRT3
PERS3
PPSS3
PERT3
PPST3
PTIM3
PTIT3
PTIS3
PTM3
PTT3
PTS3
AM3
Bit 3
Bit 3
0
0
DDRM2
RDRM2
DDRS2
RDRS2
DDRT2
RDRT2
PERS2
PPSS2
PERT2
PPST2
PTIM2
PTIT2
PTIS2
PTM2
PTT2
PTS2
AM2
Bit 2
Bit 2
0
0
DDRM1
RDRM1
DDRS1
RDRS1
DDRT1
RDRT1
PERT1
PERS1
PPSS1
PPST1
PTIM1
PTIT1
PTIS1
PTM1
PTT1
PTS1
Bit 1
AM1
Bit 1
0
0
DDRM0
RDRM0
DDRT0
RDRT0
DDRS0
RDRS0
PERT0
PPST0
PERS0
PPSS0
PTIM0
PTIS0
PTIT0
PTM0
PTT0
PTS0
Bit 0
AM0
Bit 0
0
0