M30290FAHP#U5A Renesas Electronics America, M30290FAHP#U5A Datasheet - Page 454

• Manufacturer Part Number: M30290FAHP#U5A
• Description: IC M16C/29 MCU FLASH 96K 80LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/29r

Specifications of M30290FAHP#U5A

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, POR, PWM, Voltage Detect, WDT
• Number Of I /o: 71
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 27x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 80-LQFP
• For Use With: R0K330290S000BE - KIT EVAL STARTER FOR M16C/29M30290T2-CPE - EMULATOR COMPACT M16C/26A/28/29M30290T2-CPE-HP - EMULATOR COMPACT FOR M16C/TINY
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R
R
M
e
E
1
. v
J
6
0
22.4.6 Rewrite the Interrupt Control Register
22.4.7 Watchdog Timer Interrupt
C
1
9
1 .
B
2 /
(1) The interrupt control register for any interrupt should be modified in places where no requests for that
(2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the
(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as
Examples 1 through 3 show how to prevent the I flag from being set to 1 (interrupts enabled) before the
interrupt control register is rewrited, due to the internal bus and the instruction queue buffer.
Example 1: Using the NOP instruction to keep the program waiting until the
Example 2:Using the dummy read to keep the FSET instruction waiting
Example 3:Using the POPC instruction to changing the I flag
Initialize the watchdog timer after the watchdog timer interrupt occurs.
0
2
Changing any bit other than the IR bit
Changing the IR bit
9
1
INT_SWITCH1:
The number of NOP instruction is as follows.
PM20 = 1 (1 wait) : 2, PM20 = 0 (2 waits): 3
INT_SWITCH2:
INT_SWITCH3:
M
If while executing an instruction, a request for an interrupt controlled by the register being modified
occurs, the IR bit in the register may not be set to 1 (interrupt requested), with the result that the
interrupt request is ignored. If such a situation presents a problem, use the instructions shown below
to modify the register.
Usable instructions: AND, OR, BCLR, BSET
Depending on the instruction used, the IR bit may not always be cleared to 0 (interrupt not requested).
Therefore, be sure to use the MOV instruction to clear the IR bit.
0
interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
instruction to be used.
you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample
program fragments.)
G
1
r a
o r
0 -
3 .
1
u
FCLR
AND.B
NOP
NOP
FSET
FCLR
AND.B
MOV.W
FSET
PUSHC
FCLR
AND.B
POPC
, 0
1
p
2
2
0
0
interrupt control register is modified
7
I
#00h, 0055h
I
I
#00h, 0055h
MEM, R0
I
FLG
I
#00h, 0055h
FLG
page 428
f o
4
5
; Disable interrupts
;Set the TA0IC register to 00
;
; Enable interrupts
; Disable interrupts
; Set the TA0IC register to 00
; Dummy read
; Enable interrupts
; Disable interrupts
; Set the TA0IC register to 00
; Enable interrupts
8
16
16
16
22. Usage Notes