M30624FGAFP#U3 Renesas Electronics America, M30624FGAFP#U3 Datasheet - Page 423

IC M16C MCU FLASH 100QFP

M30624FGAFP#U3

Manufacturer Part Number
M30624FGAFP#U3
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30624FGAFP#U3

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
For Use With
867-1000 - KIT QUICK START RENESAS 62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
MITSUBIS
Quantity:
1
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
RENESAS
Quantity:
20 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
2-104
UART
Figure 2.5.21 Relationship between transfer clock and receive data
2.5.7 Error-permitted range range of transfer baud
During reception, the receive data input to the R
Accordingly, in order to receive data correctly, the stop bit must be input when the transfer clock of one-
set receive data rises last. Figure 2.5.21 shows the relationship between the transfer clock and receive
data.
<1ST-8DATA-1SP>
(Receive data)
RxD
i
When the transfer rate of
the receive data is faster
than the rate of the transfer
clock on the receiver side
When the transfer rate of
the receive data is slower
than the rate of the transfer
clock on the receiver side
(Receiver side)
Transfer clock
1 period of BRGi's count source (Maximum)
••• According to the condition of the input timing,
a maximum of this period ( ) can be omitted.
ST
ST
At the falling edge of ST, the transfer clock is
generated, and reception starts.
1 clock
D
D
0
0
X
Di pin is taken at the rising edge of the transfer clock.
9.5 clocks
8 clocks
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
D
7
ST : Start bit
SP : Stop bit
D
7
SP
1 clock
SP
M16C / 62A Group
Mitsubishi microcomputers
SP must be detected at
this last rising edge of
the transfer clock.

Related parts for M30624FGAFP#U3