AT90CAN128-16MI Atmel, AT90CAN128-16MI Datasheet - Page 241

IC MCU AVR FLASH 128K 64-QFN

AT90CAN128-16MI

Manufacturer Part Number
AT90CAN128-16MI
Description
IC MCU AVR FLASH 128K 64-QFN
Manufacturer
Atmel
Series
AVR® 90CANr
Datasheets

Specifications of AT90CAN128-16MI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
CAN, EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
For Use With
ATDVK90CAN1 - KIT DEV FOR AT90CAN128 MCU
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90CAN128-16MI
Manufacturer:
ATMEL
Quantity:
430
Part Number:
AT90CAN128-16MI
Manufacturer:
ATMEL
Quantity:
246
19.4
19.4.1
19.4.2
7679H–CAN–08/08
CAN Channel
Configuration
Bit Timing
The CAN channel can be in:
Figure 19-6. Listening Mode
FSM’s (Finite State Machine) of the CAN channel need to be synchronous to the time quantum.
So, the input clock for bit timing is the clock used into CAN channel FSM’s.
Field and segment abbreviations:
• Enabled mode
• Standby mode
• Listening mode
• BRP: Baud Rate Prescaler.
• TQ: Time Quantum (output of Baud Rate Prescaler).
• SYNS: SYNchronization Segment is 1 TQ long.
• PRS: PRopagation time Segment is programmable to be 1, 2, ..., 8 TQ long.
• PHS1: PHase Segment 1 is programmable to be 1, 2, ..., 8 TQ long.
• PHS2: PHase Segment 2 is programmable to be ≤ PHS1 and ≥ INFORMATION
• INFORMATION PROCESSING TIME is 2 TQ.
• SJW: (Re) Synchronization Jump Width is programmable between 1 and min(4, PHS1).
PROCESSING TIME.
– the CAN channel (internal TxCAN & RxCAN) is enabled,
– the input clock is enabled.
– the transmitter constantly provides a recessive level (on internal TxCAN) and the
– input clock is enabled,
– the registers and pages remain accessible.
– enables a hardware loop back, internal TxCAN on internal RxCAN
– provides a recessive level on TXCAN output pin
– does not disable RXCAN input pin
– freezes TEC and REC error counters
In this mode:
In standby mode:
This mode is transparent for the CAN channel:
receiver is disabled,
LISTEN
RxCAN
TxCAN
internal
internal
1
0
PD5
PD6
AT90CAN32/64/128
RXCAN
TXCAN
241

Related parts for AT90CAN128-16MI