MC68HC16Z1CFC16 Freescale Semiconductor, MC68HC16Z1CFC16 Datasheet - Page 194

no-image

MC68HC16Z1CFC16

Manufacturer Part Number
MC68HC16Z1CFC16
Description
IC MPU 1K RAM 16MHZ 132-PQFP
Manufacturer
Freescale Semiconductor
Series
HC16r
Datasheets

Specifications of MC68HC16Z1CFC16

Core Processor
CPU16
Core Size
16-Bit
Speed
16MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
132-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
1 410
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOTOROLA
Quantity:
1
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
132
Part Number:
MC68HC16Z1CFC16
Manufacturer:
FREESCALE
Quantity:
132
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOT
Quantity:
1
Part Number:
MC68HC16Z1CFC16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
8.7.5.1 Conversion Parameters
8.7.5.2 Conversion Modes
8-8
Single or multiple channel conversion
Table 8-5
Conversion modes are defined by the state of the SCAN, MULT, and S8CM bits in
ADCTL1.
The following paragraphs describe each type of conversion mode:
Mode 0 — A single four-conversion sequence is performed on a single input channel
specified by the value in CD:CA. Each result is stored in a separate result register
(RSLT0 to RSLT3). The appropriate CCF bit in ADCSTAT is set as each register is
filled. The SCF bit in ADCSTAT is set when the conversion sequence is complete.
Mode 1 — A single eight-conversion sequence is performed on a single input channel
specified by the value in CD:CA. Each result is stored in a separate result register
(RSLT0 to RSLT7). The appropriate CCF bit in ADCSTAT is set as each register is
filled. The SCF bit in ADCSTAT is set when the conversion sequence is complete.
Single or continuous conversion
Conversion Parameter
Conversion channel
Length of sequence
Table 8-6
Table 8-5 Conversion Parameters Controlled by ADCTL1
describes the conversion parameters controlled by bits in ADCTL1.
Freescale Semiconductor, Inc.
SCAN
shows mode numbering.
For More Information On This Product,
0
0
0
0
1
1
1
1
Table 8-6 ADC Conversion Modes
ANALOG-TO-DIGITAL CONVERTER
Go to: www.freescale.com
The value of the channel selection field (CD:CA) in ADCTL1 determines
which multiplexer inputs are used in a conversion sequence. There are
16 possible inputs. Seven inputs are external pins (AN[6:0]), and nine
are internal.
A conversion sequence consists of either four or eight conversions. The
number of conversions in a sequence is determined by the state of the
S8CM bit in ADCTL1.
Conversion can be limited to a single sequence or a sequence can be
performed continuously. The state of the SCAN bit in ADCTL1 deter-
mines whether single or continuous conversion is performed.
Conversion sequence(s) can be run on a single channel or on a block of
four or eight channels. Channel conversion is controlled by the state of
the MULT bit in ADCTL1.
MULT
0
0
1
1
0
0
1
1
S8CM
0
1
0
1
0
1
0
1
Description
Mode
0
1
2
3
4
5
6
7
M68HC16 Z SERIES
USER’S MANUAL

Related parts for MC68HC16Z1CFC16