MC912D60ACPV8 Freescale Semiconductor, MC912D60ACPV8 Datasheet - Page 121

no-image

MC912D60ACPV8

Manufacturer Part Number
MC912D60ACPV8
Description
IC MCU 6K FLASH 8MHZ 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC912D60ACPV8

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
CAN, MI Bus, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
68
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC912D60ACPV8
Manufacturer:
QFP
Quantity:
748
Part Number:
MC912D60ACPV8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912D60ACPV8
Manufacturer:
FREESCALE
Quantity:
20 000
9.4 Latching of Interrupts
MC68HC912D60A — Rev. 3.1
Freescale Semiconductor
XIRQ is always level triggered and IRQ can be selected as a level
triggered interrupt. These level triggered interrupt pins should only be
released during the appropriate interrupt service routine. Generally the
interrupt service routine will handshake with the interrupting logic to
release the pin. In this way, the MCU will start the interrupt service
sequence only to determine that there is no longer an interrupt source.
In the event that this does not occur, the trap vector will be taken.
If IRQ is selected as an edge triggered interrupt, the hold time of the level
after the active edge is independent of when the interrupt is serviced. As
long as the minimum hold time is met, the interrupt will be latched inside
the MCU. In this case the IRQ edge interrupt latch is cleared
automatically when the interrupt is serviced.
All of the remaining interrupts are latched by the MCU with a flag bit.
These interrupt flags should be cleared during an interrupt service
routine or when interrupts are masked by the I bit. By doing this, the
MCU will never get an unknown interrupt source and take the trap vector.
Resets and Interrupts
Resets and Interrupts
Latching of Interrupts
Technical Data
121

Related parts for MC912D60ACPV8