SAF-XC167CI-32F20F BB-A Infineon Technologies, SAF-XC167CI-32F20F BB-A Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAF-XC167CI-32F20F BB-A
Manufacturer Part Number
SAF-XC167CI-32F20F BB-A
Description
IC MCU 16BIT 256KB TQFP-144-19
Manufacturer
Infineon Technologies
Series
XC16xr
Datasheet
1.SAF-XC167CI-32F20F_BB-A.pdf
(90 pages)
Specifications of SAF-XC167CI-32F20F BB-A
Core Processor
C166SV2
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, EBI/EMI, I²C, SPI, UART/USART
Peripherals
PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 2.7 V
Data Converters
A/D 16x8/10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LFQFP
For Use With
B158-H8963-X-X-7600IN - KIT EASY XC167CIMCBX167-NET - BOARD EVAL INFINEON CAN/ETHRNTMCBXC167-BASIC - BOARD EVAL BASIC INFINEON XC16X
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
FX167CI32F20FBBANT
FX167CI32F20FBBAXT
SAFXC167CI32F20FBBAT
SP000098776
SP000224700
FX167CI32F20FBBAXT
SAFXC167CI32F20FBBAT
SP000098776
SP000224700
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is negligible.
The value of the accumulated PLL jitter depends on the number of consecutive VCO
output cycles within the respective timeframe. The VCO output clock is divided by the
output prescaler (K = PLLODIV+1) to generate the master clock signal
the number of VCO cycles can be represented as K × N, where N is the number of
consecutive
For a period of N × TCM the accumulated PLL jitter is defined by the deviation D
D
So, for a period of 3 TCMs @ 20 MHz and K = 12: D
This formula is applicable for K × N < 95. For longer periods the K × N = 95 value can be
used. This steady value can be approximated by: D
Figure 16
Note: The bold lines indicate the minimum accumulated jitter which can be achieved by
Different frequency bands can be selected for the VCO, so the operation of the PLL can
be adjusted to a wide range of input and output frequencies:
Data Sheet
N
[ns] = ±(1.5 + 6.32 × N /
selecting the maximum possible output prescaler factor K.
Acc. jitter
±8
±7
±6
±5
±4
±3
±2
±1
ns
f
0
MC
Approximated Accumulated PLL Jitter
0
cycles (TCM).
1
10 MHz
40 MHz
D
N
K = 15
5
20 MHz
f
MC
K = 12
);
f
MC
K = 10
10
in [MHz], N = number of consecutive TCMs.
K = 8
70
K = 6 K = 5
15
Nmax
3
= ±(1.5 + 6.32 × 3 / 20) = 2.448 ns.
[ns] = ±(1.5 + 600 / (K ×
20
Electrical Parameters
25
MCD05566
XC167CI-32F
f
MC
Derivatives
V1.1, 2006-08
. Therefore,
N
N
f
MC
:
)).