SAK-XC161CS-32F40F BB-A Infineon Technologies, SAK-XC161CS-32F40F BB-A Datasheet - Page 69

• Manufacturer Part Number: SAK-XC161CS-32F40F BB-A
• Description: IC MCU 16BIT 256KB TQFP-144-19
• Manufacturer: Infineon Technologies
• Series: XC16xr

Specifications of SAK-XC161CS-32F40F BB-A

• Core Processor: C166SV2
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: CAN, EBI/EMI, I²C, SPI, UART/USART
• Peripherals: PWM, WDT
• Number Of I /o: 99
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 2.7 V
• Data Converters: A/D 12x8/10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 144-LFQFP
• Data Bus Width: 16 bit
• Data Ram Size: 12 KB
• Interface Type: ASC, CAN, IIC, SSC
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 99
• Number Of Timers: 9
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 12 Channel
• Packages: PG-TQFP-144
• Max Clock Frequency: 40.0 MHz
• Sram (incl. Cache): 12.0 KByte
• Can Nodes: 2
• A / D Input Lines (incl. Fadc): 12
• Program Memory: 256.0 KByte
• For Use With: MCBX167-NET - BOARD EVAL INFINEON CAN/ETHRNTMCBXC167-BASIC - BOARD EVAL BASIC INFINEON XC16X
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: KX161CS32F40FBBANT; KX161CS32F40FBBAXT; SAKXC161CS32F40FBBAT; SP000098775; SP000224544

generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is negligible.
The value of the accumulated PLL jitter depends on the number of consecutive VCO
output cycles within the respective timeframe. The VCO output clock is divided by the
output prescaler (K = PLLODIV+1) to generate the master clock signal
the number of VCO cycles can be represented as K × N, where N is the number of
consecutive
For a period of N × TCM the accumulated PLL jitter is defined by the deviation D
D
So, for a period of 3 TCMs @ 20 MHz and K = 12: D
This formula is applicable for K × N < 95. For longer periods the K × N = 95 value can be
used. This steady value can be approximated by: D
Figure 15
Note: The bold lines indicate the minimum accumulated jitter which can be achieved by
Different frequency bands can be selected for the VCO, so the operation of the PLL can
be adjusted to a wide range of input and output frequencies:
Data Sheet
N
[ns] = ±(1.5 + 6.32 × N /
selecting the maximum possible output prescaler factor K.
Acc. jitter
±8
±7
±6
±5
±4
±3
±2
±1
ns
f
0
MC
Approximated Accumulated PLL Jitter
0
cycles (TCM).
1
10 MHz
40 MHz
D
N
K = 15
5
20 MHz
f
MC
K = 12
);
f
MC
K = 10
10
in [MHz], N = number of consecutive TCMs.
K = 8
67
K = 6 K = 5
15
Nmax
3
= ±(1.5 + 6.32 × 3 / 20) = 2.448 ns.
[ns] = ±(1.5 + 600 / (K ×
20
Electrical Parameters
25
MCD05566
XC161CS-32F
f
MC
Derivatives
V1.2, 2006-08
. Therefore,
N
N
f
MC
:
)).