ST16C654IQ64-F Exar Corporation, ST16C654IQ64-F Datasheet - Page 5

IC UART FIFO 64B QUAD 64LQFP

ST16C654IQ64-F

Manufacturer Part Number
ST16C654IQ64-F
Description
IC UART FIFO 64B QUAD 64LQFP
Manufacturer
Exar Corporation
Type
Quad UART with 16-byte FIFOsr
Datasheet

Specifications of ST16C654IQ64-F

Number Of Channels
4, QUART
Package / Case
64-LQFP
Features
*
Fifo's
64 Byte
Protocol
RS232
Voltage - Supply
2.97 V ~ 5.5 V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Data Rate
1.5 Mbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.97 V
Supply Current
3 mA to 6 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 45 C
Mounting Style
SMD/SMT
Operating Supply Voltage
2.97 V to 5.5 V
No. Of Channels
4
Uart Features
Infrared (IrDA) Encoder/Decoder
Supply Voltage Range
2.97V To 5.5V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
1016-1273

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST16C654IQ64-F
Manufacturer:
Exar
Quantity:
135
Part Number:
ST16C654IQ64-F
Manufacturer:
Microchip
Quantity:
369
Part Number:
ST16C654IQ64-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
ST16C654IQ64-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
ST16C654IQ64-F
Quantity:
2 300
xr
REV. 5.0.2
Pin Description
RXRDYC#
RXRDYD#
TXRDYC#
TXRDYD#
RXRDYA#
RXRDYB#
TXRDYA#
TXRDYB#
RXRDY#
TXRDY#
INTSEL
(IRQ#)
(N.C.)
N
INTB
INTC
INTD
INTA
AME
64-LQFP
P
12
37
43
IN
6
-
-
-
-
-
-
-
-
-
-
-
#
68-PLCC
P
15
21
49
55
65
39
38
IN
-
-
-
-
-
-
-
-
#
100-QFP
P
100
12
18
63
69
87
25
56
81
31
50
82
45
44
IN
5
#
T
(OD)
YPE
O
O
O
O
O
O
I
UART channels A-D Transmitter Ready (active low). The outputs
provide the TX FIFO/THR status for transmit channels A-D. See
Table
When 16/68# pin is at logic 1 for Intel bus interface, this ouput
becomes channel A interrupt output. The output state is defined by
the user and through the software setting of MCR[3]. INTA is set to
the active mode when MCR[3] is set to a logic 1. INTA is set to the
three state mode when MCR[3] is set to a logic 0 (default). See
MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, this output
becomes device interrupt output (active low, open drain). An exter-
nal pull-up resistor is required for proper operation.
When 16/68# pin is at logic 1 for Intel bus interface, these ouputs
become the interrupt outputs for channels B, C, and D. The output
state is defined by the user through the software setting of MCR[3].
The interrupt outputs are set to the active mode when MCR[3] is set
to a logic 1 and are set to the three state mode when MCR[3] is set
to a logic 0 (default). See MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, these out-
puts are unused and will stay at logic zero level. Leave these out-
puts unconnected.
Interrupt Select (active high, input with internal pull-down).
When 16/68# pin is at logic 1 for Intel bus interface, this pin can be
used in conjunction with MCR bit-3 to enable or disable the INT A-D
pins or override MCR bit-3 and enable the interrupt outputs. Inter-
rupt outputs are enabled continuously by making this pin a logic 1.
Making this pin a logic 0 allows MCR bit-3 to enable and disable the
interrupt output pins. In this mode, MCR bit-3 is set to a logic 1 to
enable the continuous output. See MCR bit-3 description for full
detail. This pin must be at logic 0 in the Motorola bus interface
mode. Due to pin limitations on 64 pin packages, this pin is not
available. To cover this limitation, two 64 pin LQFP packages ver-
sions are offered. This pin is bonded to VCC internally in the
ST16C654D so the INT outputs operate in the continuous interrupt
mode. This pin is bonded to GND internally in the ST16C654 and
therefore requires setting MCR bit-3 for enabling the interrupt output
pins.
UART channels A-D Receiver Ready (active low). This output pro-
vides the RX FIFO/RHR status for receive channels A-D. See
Table
Transmitter Ready (active low). This output is a logically ANDed
status of TXRDY# A-D. See
it unconnected.
Receiver Ready (active low). This output is a logically ANDed status
of RXRDY# A-D. See
unconnected.
5. If these outputs are unused, leave them unconnected.
5. If these outputs are unused, leave them unconnected.
5
2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
Table
D
5. If this output is unused, leave it
ESCRIPTION
Table
5. If this output is unused, leave
ST16C654/654D

Related parts for ST16C654IQ64-F