ATMEGA32M1-AUR Atmel, ATMEGA32M1-AUR Datasheet - Page 136

• Manufacturer Part Number: ATMEGA32M1-AUR
• Description: IC MPU AVR 32K 20MHZ 32TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA32M1-AUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: CAN, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 11x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-TQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -

17.5.3
17.5.3.1
136
ATmega16M1/32M1/64M1
Operation Mode Descriptions
One Ramp Mode (Edge-Aligned)
Figure 17-3. Cycle Presentation in Centered Mode
Figure 17-2 on page 135
ter. Centered Mode is like One Ramp Mode which counts down and then up.
Notice that the update of the waveform generator registers is done regardless of ramp Mode at
the end of the PSC cycle.
Waveforms and duration of output signals are determined by parameters held in the registers
(POCRnSA, POCRnRA, POCRnSB, POCR_RB) and by the running mode. Two modes are
possible:
The following figure shows the resultant outputs PSCOUTnA and PSCOUTnB operating in one
ramp mode over a PSC cycle.
PSC Counter Value
• One Ramp Mode. In this mode, all the 3 PSCOUTnB outputs are edge-aligned and the 3
• Center Aligned Mode. In this mode, all the 6 PSC outputs are aligned at the center of the
PSCOUTnA can be also edge-aligned when setting the same values in the dedicated
registers.
In this mode, the PWM frequency is twice the Center Aligned Mode PWM frequency
period. Except when using the same duty cycles on the 3 modules, the edges of the outputs
are not aligned. So the PSC outputs do not commute at the same time, thus the system
which is driven by these outputs will generate less commutation noise.
In this mode, the PWM frequency is twice slower than in One Ramp Mode
and
Figure 17-3
graphically illustrate the values held in the PSC coun-
One PSC Cycle
8209D–AVR–11/10
UPDATE