EFM32TG210F32 Energy Micro, EFM32TG210F32 Datasheet - Page 85

• Manufacturer Part Number: EFM32TG210F32
• Description: MCU 32BIT 32KB FLASH 32-QFN
• Manufacturer: Energy Micro
• Series: Tiny Geckor

Specifications of EFM32TG210F32

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.8 V
• Data Converters: A/D 4x12b, D/A 1x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad
• Processor Series: EFM32
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: UART, I2C, SPI
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 17
• Number Of Timers: 1
• Operating Supply Voltage: 1.8 V to 3.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Processor To Be Evaluated: EFM32TG210
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

9.5.3 RMU_CMD - Command Register
7
6
5
4
3
2
1
0
31:1
0
Bit
Offset
0x008
Reset
Access
Name
Bit
2010-12-21 - d0034_Rev0.90
EM4RST
Set if the system has been in EM4. Must be cleared by software. Please see Table 9.1 (p. 82) for details on how to interpret this bit.
SYSREQRST
Set if a system request reset has been performed. Must be cleared by software. Please see Table 9.1 (p. 82) for details on how
to interpret this bit.
LOCKUPRST
Set if a LOCKUP reset has been requested. Must be cleared by software. Please see Table 9.1 (p. 82) for details on how to interpret
this bit.
WDOGRST
Set if a watchdog reset has been performed. Must be cleared by software. Please see Table 9.1 (p. 82) for details on how to interpret
this bit.
EXTRST
Set if an external pin reset has been performed. Must be cleared by software. Please see Table 9.1 (p. 82) for details on how to
interpret this bit.
BODREGRST
Set if a regulated domain brown out detector reset has been performed. Must be cleared by software. Please see Table 9.1 (p. 82)
for details on how to interpret this bit.
BODUNREGRST
Set if a unregulated domain brown out detector reset has been performed. Must be cleared by software. Please see Table 9.1 (p.
82) for details on how to interpret this bit.
PORST
Set if a power on reset has been performed. Must be cleared by software. Please see Table 9.1 (p. 82) for details on how to interpret
this bit.
Reserved
RCCLR
Set this bit to clear the LOCKUPRST and SYSREQRST bits in the RMU_RSTCAUSE register. Use the HRCCLR bit in the
EMU_AUXCTRL register to clear the remaining bits.
Name
Name
0
0
0
0
0
0
0
0
0
Reset
Reset
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
R
R
R
R
R
R
R
R
W1
Access
Access
...the world's most energy friendly microcontrollers
Bit Position
85
EM4 Reset
System Request Reset
LOCKUP Reset
Watchdog Reset
External Pin Reset
Brown Out Detector Regulated Domain Reset
Brown Out Detector Unregulated Domain Reset
Power On Reset
Reset Cause Clear
Description
Description
www.energymicro.com