5M240ZT100C5N Altera, 5M240ZT100C5N Datasheet - Page 139

no-image

5M240ZT100C5N

Manufacturer Part Number
5M240ZT100C5N
Description
IC CPLD FLASH, 192, 7.5NS, 118.3MHZ, TQFP-100
Manufacturer
Altera
Series
MAX Vr

Specifications of 5M240ZT100C5N

Cpld Type
FLASH
No. Of Macrocells
192
No. Of I/o's
79
Propagation Delay
7.5ns
Global Clock Setup Time
4.6ns
Frequency
118.3MHz
Supply Voltage Range
1.71V To 1.89V
Rohs Compliant
Yes
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
240
Number Of Macrocells
192
Number Of Gates
-
Number Of I /o
79
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M240ZT100C5N
Manufacturer:
ALTERA45
Quantity:
895
Part Number:
5M240ZT100C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M240ZT100C5N
Manufacturer:
ALTERA
0
Part Number:
5M240ZT100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
5M240ZT100C5N
0
Part Number:
5M240ZT100C5N+CODE
Manufacturer:
ALTERA
0
Chapter 7: User Flash Memory in MAX V Devices
Software Support for UFM Block
Table 7–16. Parallel Interface Timing Parameters
January 2011 Altera Corporation
t
t
t
COMMAND
HNBUSY
HBUS
Symbol
The time required for the command signal (nREAD/nWRITE/nERASE)
to be asserted and held low to initiate a read/write/erase sequence
Maximum delay between command signal’s falling edge to the
nBUSY signal’s falling edge
The time that the data and address buses must be present at the
data input and address register ports after the command signal has
been asserted low
ALTUFM Parallel Interface Timing Specification
Figure 7–34
the parallel interface instruction signals. The nREAD, nWRITE, and nERASE signals are
active low signals.
Figure 7–34. Parallel Interface Timing Waveform
Instantiating Parallel Interface Using Quartus II ALTUFM_PARALLEL
Megafunction
Figure 7–35
interface instantiation in the Quartus II software.
Figure 7–35. ALTUFM_PARALLEL Megafunction Symbol for Parallel Interface Instantiation
Command
nBusy
Data or Address Bus
shows the timing specifications for the parallel interface.
shows the ALTUFM_PARALLEL megafunction symbol for a parallel
Description
t
HNBUSY
t
HBUS
t
COMMAND
Minimum (ns)
600
600
MAX V Device Handbook
Table 7–16
Maximum (ns)
3,000
300
lists
7–37

Related parts for 5M240ZT100C5N