CS4954-CQ Cirrus Logic Inc, CS4954-CQ Datasheet - Page 18

no-image

CS4954-CQ

Manufacturer Part Number
CS4954-CQ
Description
Digital Video Encoder IC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS4954-CQ

No. Of Pins
48
Peak Reflow Compatible (260 C)
No
Ic Function
Digital Video Encoder IC
Leaded Process Compatible
No
Mounting Type
Surface Mount
Package / Case
48-TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4954-CQ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS4954-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS4954-CQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS4954-CQZ
Quantity:
677
Part Number:
CS4954-CQZR
Manufacturer:
NXP
Quantity:
11 000
Part Number:
CS4954-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS4954-CQZR
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS4954-CQZR
Quantity:
278
pins for 240 lines beginning on active video line 22
and continuing through line 261.
Field two begins with VSYNC transitioning low at
line 266. VSYNC stays low for 3 line cycles and
transitions high during the end of line 268. Video
input on the V [7:0] pins is expected between line
284 and line 522. Field two is 263 lines; field one
is 262 lines.
5.2.9. PAL Progressive Scan
VSYNC will transition low at the beginning of the
odd field and will remain low for 2.5 lines or 2160
pixel cycles (864 × 2.5). PAL non-interlaced tim-
ing is illustrated in Figure 10. In this mode, the
CS4954/5 expects digital video input on the V [7:0]
pins for 288 lines, beginning on active video line 23
and continuing through line 309.
The second begins with VSYNC transitioning low
after 312 lines from the beginning of the first field.
VSYNC stays low for 2.5 line-times and transitions
18
523
523
261
261
Burst begins with positive half-cycle
524
524
262
262
525
525
263
263
Analog
Field 1
1
Analog
Field 2
Analog
Field 3
1
Analog
Field 4
264
264
Figure 7. NTSC Video Interlaced Timing
2
2
265
265
3
3
266
266
VSYNC Drops
VSYNC Drops
4
4
267
267
5
5
268
268
6
6
high during the middle of line 315. Video input on
the V [7:0] pins is expected between line 335
through line 622. Field two is 313 lines; field one is
312 lines.
5.3.
The CS4954/5 supports an additional ITU-
R.BT656 slave mode feature that is selectable
through the ITU-R.BT656 bit of the CONTROL_0
Register. The ITU-R.BT656 slave feature is unique
because the horizontal and vertical timing and dig-
ital video are combined into a single 8-bit 27 MHz
input. With ITU-R.BT656 there are no horizontal
and vertical input or output strobes, only 8-bit
27 MHz active CbYCrY data, with start- and end-
of-video codes implemented using reserved 00 and
FF code sequences within the video feed. As with
all modes, V [7:0] are sampled with the rising edge
of CLK. The CS4954/5 expects the digital ITU-
R.BT656 stream to be error-free. The FIELD out-
Burst begins with negative half-cycle
269
269
7
7
270
270
ITU-R.BT656
8
8
271
271
9
9
272
272
10
10
CS4954 CS4955
284
284
22
22
285
285
DS278PP4

Related parts for CS4954-CQ