IP-AGX-PCIE/1 Altera, IP-AGX-PCIE/1 Datasheet - Page 165
![IP CORE - X1 Lane PCI Express For Arria GX](/photos/24/19/241936/4696145_sml.jpg)
IP-AGX-PCIE/1
Manufacturer Part Number
IP-AGX-PCIE/1
Description
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 165 of 362
- Download datasheet (7Mb)
Chapter 7: Reset and Clocks
Reset in Stratix V Devices
December 2010 Altera Corporation
Upon exit from any reset, all port registers and state machines must be set to their
initialization values with the exception of sticky registers as defined Sections 7.4 and
7.6 of the
sources, both external and internal to implement these resets. These signals are
described in
To meet 100 ms PCIe configuration time, a reset controller implemented as a hard
macro handles the initial reset of the PMA, PCS, and PCI Express IP core. Once the
PCI Express link has been established, a soft reset controller handles warm and hot
resets. The <variant>_plus.v or .vhd IP cores include soft reset logic. You can use the
<variant>.v or .vhd if you want to specify your own soft reset sequence.
provides a high-level block diagram for the reset logic.
Figure 7–4. Stratix V Reset Block Diagram
Reset Signal Domains, Hard IP and ×1 and ×4 Soft IP Implementations
This section discusses the domain of each of the reset signal in the <variant>.v or .vhd
IP core.
The hard IP implementation (×1, ×4, and ×8) or the soft IP implementation (×1 and
×4) have the following three reset inputs:
Reset Synchronization
<variant> _rs_hip.v
or .vhd
Circuitry from Design
Example for Stratix V
PCI Express Base
“Reset and Link Training Signals” on page
Specification. The PCI Express IP core has several reset
<variant>_plus .v or .vhd
pld_clrpmapcship
pld_clk_in_use
pld_clk_ready
reset_status
pld_clrhip
perst_n
<variant> .v or .vhd
<variant> _serdes.v or .vhd
PCIe Hard IP Core
5–24.
Reset Logic
PHY IP
PCI Express Compiler User Guide
Figure 7–4
7–5
Related parts for IP-AGX-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IP-AGX-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: