IP-AGX-PCIE/1 Altera, IP-AGX-PCIE/1 Datasheet - Page 53
![IP CORE - X1 Lane PCI Express For Arria GX](/photos/24/19/241936/4696145_sml.jpg)
IP-AGX-PCIE/1
Manufacturer Part Number
IP-AGX-PCIE/1
Description
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/1
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 53 of 362
- Download datasheet (7Mb)
Chapter 3: Parameter Settings
Buffer Setup
Table 3–4. Buffer Setup Parameters (Part 2 of 3)
December 2010 Altera Corporation
Maximum retry
packets
Desired
performance for
received requests
Desired
performance for
received
completions
Parameter
4–256
(powers of 2)
Maximum,
High,
Medium, Low
Maximum,
High,
Medium, Low
Value
Set the maximum number of packets that can be stored in the retry buffer. For the
hard IP implementation this parameter is set to 64.
Specifies how to configure the RX buffer size and the flow control credits:
Low—Provides the minimal amount of space for desired traffic. Select this option
when the throughput of the received requests is not critical to the system design.
This setting minimizes the device resource utilization.
Because the Arria II GX and Stratix IV hard IP have a fixed RX Buffer size, the
choices for this parameter are limited to a subset of these values. For Max
payload size of 512 bytes or less, the only available value is Maximum. For Max
payload size of 1 KBytes or 2 KBytes a tradeoff has to be made between how
much space is allocated to requests versus completions. At 1 KByte and 2 KByte
Max payload size, selecting a lower value for this setting forces a higher setting
for the Desired performance for received completions.
Note that the read-only values for header and data credits update as you change
this setting.
For more information, refer to
how the Maximum payload size and Desired performance for received
completions that you choose affect the allocation of flow control credits.
Maximum—Provides additional space to allow for additional external delays (link
side and application side) and still allows full throughput.
If you need more buffer space than this parameter supplies, select a larger
payload size and this setting. The maximum setting increases the buffer size and
slightly increases the number of logic elements (LEs), to support a larger payload
size than is used. This is the default setting for the hard IP implementation.
Medium—Provides a moderate amount of space for received completions. Select
this option when the received completion traffic does not need to use the full link
bandwidth, but is expected to occasionally use short bursts of maximum sized
payload packets.
Low—Provides the minimal amount of space for received completions. Select
this option when the throughput of the received completions is not critical to the
system design. This is used when your application is never expected to initiate
read requests on the PCI Express links. Selecting this option minimizes the device
resource utilization.
For the hard IP implementation, this parameter is not directly adjustable. The
value set is derived from the values of Max payload size and the Desired
performance for received requests parameter.
For more information, refer to
how the Maximum payload size and Desired performance for received
completions that you choose affects the allocation of flow control credits.
Chapter 11, Flow
Chapter 11, Flow
Description
Control. This analysis explains
Control. This analysis explains
PCI Express Compiler User Guide
3–11
Related parts for IP-AGX-PCIE/1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IP-AGX-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: