ADUC7036CCPZ-RL Analog Devices Inc, ADUC7036CCPZ-RL Datasheet - Page 17

• Manufacturer Part Number: ADUC7036CCPZ-RL
• Description: Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7036CCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-VFQFN Exposed Pad, CSP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Pin No.
11
12
13
14
15
18
19
20
21, 22
24
27
28
29
30
31
33
36
37
41
42
44
46
47
48
EPAD
1
I = input, O = output, I/O = input/output, S = supply.
Mnemonic
NTRST
TMS
VBAT
VREF
GND_SW
VTEMP
IIN+
IIN−
AGND
REG_AVDD
GPIO_0/IRQ0/SS
GPIO_1/SCLK
GPIO_2/MISO
GPIO_3/MOSI
GPIO_4/ECLK
REG_DVDD
XTAL1
XTAL2
WU
VDD
VSS
STI
IO_VSS
LIN/BSD
Exposed pad
Type
I
I
I
I
I
I
I
I
S
S
I/O
I/O
I/O
I/O
I/O
S
O
I
I/O
S
S
I/O
S
I/O
1
Description
JTAG Test Reset. This reset input pin is one of the standard 5-pin JTAG debug ports on the part.
NTRST is an input pin only and has an internal, weak pull-down resistor. This pin remains
unconnected when not in use. NTRST is also monitored by the on-chip kernel to enable LIN
boot load mode.
JTAG Test Mode Select. This mode select input pin is one of the standard 5-pin JTAG debug ports
on the part. TMS is an input pin only and has an internal, weak pull-up resistor. This pin is left
unconnected when not in use.
Battery Voltage Input to Resistor Divider.
External Reference Input Terminal. When this input is not used, connect it directly to the AGND
system ground. It can also be left unconnected.
Switch to Internal Analog Ground Reference. This pin is the negative input for the external
temperature channel and external reference. When this input is not used, connect it directly to
the AGND system ground.
External Pin for NTC/PTC Temperature Measurement.
Positive Differential Input for Current Channel.
Negative Differential Input for Current Channel.
Ground Reference for On-Chip Precision Analog Circuits.
Nominal 2.6 V Output from On-Chip Regulator.
General-Purpose Digital I/O 0/External Interrupt Request 0/Slave Select Input for SPI Interface.
By default and after power-on reset, this pin is configured as an input. The pin has an internal,
weak pull-up resistor and should be left unconnected when not in use.
General-Purpose Digital I/O 1/Serial Clock Input for SPI Interface. By default and after a power-
on reset, this pin is configured as an input. The pin has an internal, weak pull-up resistor and
should be left unconnected when not in use.
General-Purpose Digital I/O 2/Master Input, Slave Output for SPI Interface. By default and after a
power-on reset, this pin is configured as an input. The pin has an internal, weak pull-up resistor
and should be left unconnected when not in use.
General-Purpose Digital I/O 3/Master Output, Slave Input for SPI Interface. By default and after a
power-on reset, this pin is configured as an input. The pin has an internal, weak pull-up resistor
and should be left unconnected when not in use.
General-Purpose Digital I/O 4/2.56 MHz Clock Output. By default and after a power-on reset, this
pin is configured as an input. The pin has an internal, weak pull-up resistor and should be left
unconnected when not in use.
Nominal 2.6 V Output from the On-Chip Regulator.
Crystal Oscillator Output. If an external crystal is not used, this pin is left unconnected.
Crystal Oscillator Input. If an external crystal is not used, connect this pin to the DGND system
ground.
High Voltage Wake-Up Pin. This high voltage I/O pin has an internal, 10 kΩ pull-down resistor
and a high-side driver to VDD. If this pin is not being used, it should not be connected externally.
Battery Power Supply to On-Chip Regulator.
Ground Reference. This is the ground reference for the internal voltage regulators.
High Voltage Serial Test Interface Output Pin. If this pin is not used, externally connect it to the
IO_VSS ground reference.
Ground Reference for High Voltage I/O Pins.
Local Interconnect Network I/O/Bit Serial Device I/O. This is a high voltage pin.
The exposed pad should be connected to DGND.
Rev. C | Page 17 of 132
ADuC7036