ADUC7036CCPZ-RL Analog Devices Inc, ADUC7036CCPZ-RL Datasheet - Page 46

• Manufacturer Part Number: ADUC7036CCPZ-RL
• Description: Flash 96k ARM7 Dual 16-Bit ADC LIN I.C.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7036CCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-VFQFN Exposed Pad, CSP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Bit
15
14
13
12
11 to 5
4
3
2
1
0
ADuC7036
ADC MMR INTERFACE
The ADC is controlled and configured using several MMRs that
are described in detail in the ADC Status Register section to the
Low Power Voltage Reference Scaling Factor section.
All bits defined in the top eight MSBs (Bits[8:15]) of the ADCSTA
MMR are used as flags only and do not generate interrupts. All
bits defined in the lower eight LSBs (Bits[0:7]) of this MMR are
logic OR’ e d to produce a single ADC interrupt to the MCU core.
In response to an ADC interrupt, user code should interrogate
the ADCSTA MMR to determine the source of the interrupt.
Each ADC interrupt source can be individually masked via the
ADCMSKI MMR described in the ADC Interrupt Mask Register
section.
All ADC result ready bits are cleared by a read of the ADC0DAT
MMR. If the current channel ADC is not enabled, all ADC result
ready bits are cleared by a read of the ADC1DAT or ADC2DAT
Table 35. ADCSTA MMR Bit Designations
Description
ADC calibration status.
ADC temperature conversion error.
ADC voltage conversion error.
ADC current conversion error.
Current channel ADC comparator threshold. Valid only if the current channel ADC comparator is enabled via the ADCCFG MMR.
Current channel ADC overrange bit.
Set by hardware if the overrange detect function is enabled via the ADCCFG MMR and the I-ADC input is grossly (>30%
approximate) over range. This bit is updated every 125 μs.
Cleared by software only when ADCCFG[2] is cleared to disable the function, or the ADC gain is changed via the ADC0CON MMR.
Temperature conversion result ready bit.
Set by hardware, if the temperature channel ADC is enabled, as soon as a valid temperature conversion result is written in the
temperature data register (ADC2DAT MMR). It is also set at the end of a calibration.
Cleared by reading either ADC2DAT or ADC0DAT.
Voltage conversion result ready bit.
Current conversion result ready bit.
Set automatically in hardware to indicate that an ADC calibration cycle has been completed.
Cleared after ADCMDE is written to.
Set automatically in hardware to indicate that a temperature conversion overrange or underrange has occurred. The conversion
result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) temperature conversion result is written to the ADC2DAT register.
Set automatically in hardware to indicate that a voltage conversion overrange or underrange has occurred. The conversion result is
clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) voltage conversion result is written to the ADC1DAT register.
Set automatically in hardware to indicate that a current conversion overrange or underrange has occurred. The conversion result is
clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) current conversion result is written to the ADC0DAT register.
Not used. These bits are reserved for future functionality and should not be monitored by user code.
Set by hardware if the absolute value of the I-ADC conversion result exceeds the value written in the ADC0TH MMR. However, if the
ADC threshold counter is used (ADC0TCL), this bit is set only when the specified number of I-ADC conversions equals the value in
the ADC0THV MMR.
Cleared automatically by hardware when reconfiguring the ADC or if the comparator is disabled.
Set by hardware, if the voltage channel ADC is enabled, as soon as a valid voltage conversion result is written in the voltage data
register (ADC1DAT MMR). It is also set at the end of a calibration.
Cleared by reading either ADC1DAT or ADC0DAT.
Set by hardware, if the current channel ADC is enabled, as soon as a valid current conversion result is written in the current data
register (ADC0DAT MMR). It is also set at the end of a calibration.
Cleared by reading ADC0DAT.
Rev. C | Page 46 of 132
MMRs. To ensure that I-ADC and V-/T-ADC conversion data
are synchronous, user code should first read the ADC1DAT MMR
and then the ADC0DAT MMR. New ADC conversion results
are not written to the ADCxDAT MMRs unless the respective
ADC result ready bits are first cleared. The only exception to
this rule is the data conversion result updates when the ARM
core is powered down. In this mode, ADCxDAT registers always
contain the most recent ADC conversion result, even though
the ready bits have not been cleared.
ADC Status Register
Name: ADCSTA
Address: 0xFFFF0500
Default Value: 0x0000
Access: Read only
Function: This read only register holds general status information
related to the mode of operation or current status of the ADCs.