XC3S500E-4FT256I Xilinx Inc, XC3S500E-4FT256I Datasheet - Page 141

• Manufacturer Part Number: XC3S500E-4FT256I
• Description: FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
• Manufacturer: Xilinx Inc
• Series: Spartan™-3Er

Specifications of XC3S500E-4FT256I

• Package: 256FTBGA
• Family Name: Spartan®-3E
• Device Logic Cells: 10476
• Device Logic Units: 1164
• Device System Gates: 500000
• Number Of Registers: 9312
• Maximum Internal Frequency: 572 MHz
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 190
• Ram Bits: 368640
• Number Of Logic Elements/cells: 10476
• Number Of Labs/clbs: 1164
• Total Ram Bits: 368640
• Number Of I /o: 190
• Number Of Gates: 500000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 256-LBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

18 x 18 Embedded Multiplier Timing
Table 102: 18 x 18 Embedded Multiplier Timing
DS312-3 (v3.8) August 26, 2009
Product Specification
Notes:
1.
2.
3.
Combinatorial Delay
T
Clock-to-Output Times
T
T
T
Setup Times
T
T
T
Hold Times
T
T
T
Clock Frequency
F
MULT
MSCKP_P
MSCKP_A
MSCKP_B
MSDCK_P
MSDCK_A
MSDCK_B
MSCKD_P
MSCKD_A
MSCKD_B
MULT
Symbol
Combinatorial delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.
The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.
Input registers AREG or BREG are typically used when inferring a two-stage multiplier.
R
Combinatorial multiplier propagation delay from the A and B
inputs to the P outputs, assuming 18-bit inputs and a 36-bit
product (AREG, BREG, and PREG registers unused)
Clock-to-output delay from the active transition of the CLK
input to valid data appearing on the P outputs when using
the PREG register
Clock-to-output delay from the active transition of the CLK
input to valid data appearing on the P outputs when using
either the AREG or BREG register
Data setup time at the A or B input before the active
transition at the CLK when using only the PREG output
register (AREG, BREG registers unused)
Data setup time at the A input before the active transition at
the CLK when using the AREG input register
Data setup time at the B input before the active transition at
the CLK when using the BREG input register
Data hold time at the A or B input after the active transition
at the CLK when using only the PREG output register
(AREG, BREG registers unused)
Data hold time at the A input after the active transition at the
CLK when using the AREG input register
Data hold time at the B input after the active transition at the
CLK when using the BREG input register
Internal operating frequency for a two-stage 18x18
multiplier using the AREG and BREG input registers and
the PREG output register
(2)
Description
(1)
(2)
(3)
www.xilinx.com
(3)
(3)
(2)
(3)
(3)
–
3.54
0.20
0.35
0.03
0.04
Min
0.97
0
-
-
-
-5
DC and Switching Characteristics
4.34
Speed Grade
Max
0.98
4.42
270
-
-
-
-
-
-
(1)
–
3.98
0.23
0.39
0.04
0.05
Min
0.97
0
-
-
-
-4
4.88
Max
1.10
4.97
240
-
-
-
-
-
-
(1)
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
141