KC80526LY400128 Intel, KC80526LY400128 Datasheet - Page 28

• Manufacturer Part Number: KC80526LY400128
• Manufacturer: Intel

Specifications of KC80526LY400128

• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Not Compliant

4.7.2.1
The following list provides additional specifications and clarifications of the power sequence timing and Figure 5
provides an illustration of the power sequence timing.
1.
2.
3.
4.
5.
6.
7.
V_DC
V_3
V_5
V_3S
VR_ON
V_CORE
(also a host bus GTL+
termination voltage VTT)
V_BSB_IO
VR_PWRGD
V_CPUIO
The VR_ON signal may only be asserted to a logical high by a digital signal after V_DC
volts, and V_3 3.0 volts.
The Rise Time and Fall Time of VR_ON must be less than or equal to 1 microsecond when it goes through its Vil
to Vih.
VR_ON has its Vil(max) = +0.4 volts and Vih(min) = +3.0 volts.
The VR_PWRGD will get asserted to logic high (3.3 volts) after V_CORE is stabilized and V_DC reaches 5.0
volts. This signal should not and can not be pulled up by the system electronics.
In the power-on process, Intel recommends to raise the higher voltage power plane first (V_DC), followed by the
lower power planes (V_5, V_3), and finally assert VR_ON after above voltage levels are met on all rails. The
power-off process should be the reverse process, i.e. VR_ON gets deasserted, followed by the lower power
planes, and finally the higher power plane.
VR_ON must monotonically rise through its Vil to Vih and fall through its Vih to Vil points. The sign of slope can
not change between Vil and Vih in rising and Vih and Vil in falling.
VR_ON must provide an instantaneous in-rush current to the module with the following values as listed in Table
20.
Signal
Voltage Signal Definition and Sequencing
System
Electronics
System
Electronics
System
Electronics
System
Electronics
System
Electronics
Module
Module
Module
Module
Source
Table 19. Voltage Signal Definitions and Sequences
DC voltage is driven from the power supply and is required to be between 5V
and 21V DC. V_DC powers the module’s DC-to-DC converter for processor
core and I/O voltages. It cannot be hot inserted or removed while V_DC is
powered on.
V_3 is supplied by the system electronics for the 82443DX.
V_5 is supplied by the system electronics for the 82443DX’s 5.0-V reference
voltage and the voltage regulator.
V_3S is supplied by the system electronics. This is a 3.3-V power supply that
is turned off during suspend during system states STR, STD and Soff.
Enables the voltage regulator circuit. When driven active high (3.3V) the
voltage regulator circuit on the module is activated. The signal driving VR_ON
should be a digital signal with a rise and fall time of less than or equal to 1 s.
(VIL (max)=0.4V, VIH (min)=3.0V).
A result of VR_ON being asserted, V_CORE is an output of the DC-DC
regulator on the module and is driven to the core voltage of the processor. It is
also used as the host bus GTL+ termination voltage, known as VTT.
V_BSB_IO is 1.8V. The system electronics uses this voltage to power the L2
cache-to-processor interface circuitry.
Upon sampling the voltage level of V_CORE (minus tolerances for ripple),
VR_PWRGD is driven active high. If VR_PWRGD is not sampled active within
1 second of the assertion of VR_ON, then the system electronics should
deassert VR_ON. After V_CORE is stabilized, VR_PWRGD will assert to logic
high (3.3V). This signal must not be pulled up by the system electronics.
VR_PWRGD should be “ANDed” with V_3s to generate the PIIX4E/M input
signal, PWROK. The system electronics should monitor VR_PWRGD to verify
it is asserted high prior to the active high assertion of PIIX4E/M PWROK.
V_CPUIO is 2.5V. The system electronics uses this voltage to power the
PIIX4E/M-to-processor interface circuitry, as well as the HCLK(0:1) drivers for
the processor clock.
Definitions and Sequences
Intel Celeron
At 400 MHz, 366 MHz, 333 MHz, and 300 MHz
Processor Mobile Module MMC-1
4.7 volts, V_5
4.5
28