AM79C961AVIW AMD (ADVANCED MICRO DEVICES), AM79C961AVIW Datasheet - Page 115

• Manufacturer Part Number: AM79C961AVIW
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM79C961AVIW

• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Lead Free Status / Rohs Status: Not Compliant

ISACSR2: Miscellaneous Configuration 1
Bit
15 MODE_STATUS Mode Status. This is a read-only
14 TMAU_LOOPE
13
12
SLOT_ID
PIOSEL
Name
matically incriminated by 1 or 2
when byte or word accesses,
respectively, are performed to
the
(ISACSR0).
register which indicates whether
the PCnet-ISA II is configured in
slave mode. A set condition indi-
cates slave mode while a clear
condition indicates bus-master
condition.
10BASE-T External Loop back
Enable. This bit is usable only
when 10BASE-T is selected
AND PCnet-ISA II is in external
loop back. External loop back is
set during initialization via the
MODE
TMAU_LOOPE is set, a board
level test is enabled via a loop
back
10BASE-T RJ45 transmit pair to
the receiver pair. This will test all
external components (i.e. trans-
formers, resistors, etc.) of the
10BASE-T
LOOPE assertion is not suitable
for live network tests. When
TMAU_LOOPE is deasserted,
default condition, external loop
back in 10BASE-T is allowed.
Programmed I/O Select. When
operating in the Bus Slave mode
with this bit reset to ZERO, a
shared memory implementation
is selected and the local SRAM
is accessible through memory
cycles on the ISA bus interface.
When operating in the Bus Slave
mode with this bit set to ONE, a
Programmed I/O implementa-
tion is selected and the local
SRAM is accessible through I/O
cycles on the ISA bus interface.
Refer to the Shared Memory and
Programmed I/O sections for
details on these two architecture
schemes.
When operating in the Bus Master
mode, this bit has no effect.
PIOSEL is reset to ZERO.
Slot Identification. This is a
read-only register bit which indi-
cates if PCnet-ISA II is either in
an 16 or 8 bit slot. Reading a one
indicates an 8 bit slot. Zero indi-
clip
SRAMDP
Description
register.
which
path.
ties
TMAU_
register
When
Am79C961A
the
11 ISA_PROTECT
10 EISA_DECODE
9
8
7
6
5 10BASE5_SEL
P&P_ACT
EISA_LVL
DSDBUS
APWEN
cates a 16-bit slot. (SLOT_ID bit
is not valid after the INIT bit is set
in CSR0.)
ISA Protect. When set, the
ISACSR’s 0–2 and 4–9 are
protected from being written
over by software drivers. When
ISA_ PROTECT is cleared,
ISACSR’s 0–2 and 4–9 are
allowed to be written over by
software and reset by reading
the Software reset I/O location.
(Default is zero)
EISA Decode. This control bit
allows EISA product identifier reg-
isters 12-bit decode xC80 - xC83
(4 Bytes). Default is zero.
Plug and Play Active. When
this bit is set, PCnet-ISA II will
become active after serially
reading the EEPROM. If check
sum failure exist, PCnet-ISA II
will not become active and
Plug and Play registers will
Address PROM Write Enable. It
is reset to zero by RESET. When
asserted, this pin allows write
access to the internal Address
PROM RAM. APWEN is used
also to protect the Flash device
from write cycles. When pro-
gramming of the Flash device is
required, the APWEN bit needs
to be set. When reset, this pin
protects the internal Address
PROM RAM, and external Flash
device from being overwritten.
EISA Level. This bit is a
read-only register. It indicates if
the level or edge sensitive inter-
rupts have been selected. A set
condition indicates level sensi-
tive interrupts. A clear condition
indicates ISA edge.
Disable Staggered Data Bus.
When this bit is a zero, the data
bus driver timing is staggered
from the address bus driver
timing in Bus Master mode.
When this bit is a one, the data
bus is not staggered. It is similar
to the PCnet-ISA (Am79C960)
timing. This bit is reset to zero.
For most applications, this bit
should not have to be set.
10BASE5 Select. When set, this
bit inverts the polarity of the DX-
CVR pin only when the AUI port
alternate
occur. Default is zero.
access method to
115