AM79C961AVIW AMD (ADVANCED MICRO DEVICES), AM79C961AVIW Datasheet - Page 97

• Manufacturer Part Number: AM79C961AVIW
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM79C961AVIW

• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Lead Free Status / Rohs Status: Not Compliant

10
9
8
7
IDON
RINT
INTR
TINT
MERR is set by the Bus Inter-
face Unit and cleared by writing
a “1". Writing a “0" has no effect.
MERR is cleared by RESET or
by setting the STOP bit.
Receive Interrupt is set after re-
ception of a receive frame and
toggling of the OWN bit in the
last
Descriptor Ring.
When RINT is set, IRQ is assert-
ed if IENA = 1 and the mask bit
RINTM (CSR3.10) is clear.
RINT is set by the Buffer Man-
agement Unit after the last
receive buffer has been updated
and cleared by writing a “1".
Writing a “0" has no effect. RINT
is cleared by RESET or by
setting the STOP bit.
Transmit Interrupt is set after
transmission of a transmit frame
and toggling of the OWN bit in
the last buffer in the Transmit
Descriptor Ring.
When TINT is set, IRQ is
mask bit TINTM (CSR3.9) is
clear.
TINT is set by the Buffer Man-
agement Unit after the last trans-
mit buffer has been updated and
cleared by writing a “1". Writing a
“0" has no effect. TINT is cleared
by RESET or by setting the
STOP bit.
Initialization Done indicates that
the initialization sequence has
completed. When IDON is set,
PCnet-ISA II controller has read
the
memory.
When IDON is set, IRQ is assert-
ed if IENA = 1 and the mask bit
IDONM (CSR3.8) is clear.
IDON is set by the Buffer Man-
agement Unit after the initializa-
tion block has been read from
memory and cleared by writing a
“1". Writing a “0" has no effect.
IDON is cleared by RESET or by
setting the STOP bit.
Interrupt Flag indicates that one
or more of the following interrupt
causing
occurred: BABL, MISS, MERR,
MPCO, RCVCCO, RINT, TINT,
IDON, JAB or TXSTRT; and its
associated mask bit is clear. If
asserted if IENA = 1 and the
Initialization
buffer
conditions
in
the
block
Receive
from
Am79C961A
has
6
5
4
3
RXON
TXON
TDMD
IENA
IENA = 1 and INTR is set, IRQ
will be active.
INTR is cleared automatically
when the condition that caused
interrupt is cleared.
INTR is read only. INTR is
cleared by RESET or by setting
the STOP bit.
Interrupt Enable allows IRQ to
be active if the Interrupt Flag is
set. If IENA = “0" then IRQ will be
disabled regardless of the state
of INTR.
IENA is set by writing a “1" and
cleared by writing a “0". IENA is
cleared by RESET or by setting
the STOP bit.
Receive On indicates that the
Receive function is enabled.
RXON is set if DRX (CSR15.0) =
“0" after the START bit is set. If
INIT and START are set togeth-
er, RXON will not be set until
after the initialization block has
been read in.
RXON is read only. RXON is
cleared by RESET or by setting
the STOP bit.
Transmit On indicates that the
Transmit function is enabled.
TXON is set if DTX (CSR15.1) =
“0" after the START bit is set. If
INIT and START are set togeth-
er, TXON will not be set until
after the initialization block has
been read in.
TXON is read only. TXON is
cleared by RESET or by setting
the STOP bit.
Transmit Demand, when set,
causes the Buffer Management
Unit to access the Transmit
Descriptor Ring without waiting
for the poll-time counter to
elapse. If TXON is not enabled,
TDMD bit will be reset and no
Transmit Descriptor Ring access
will occur. TDMD is required to
be set if the DPOLL bit in CSR4
is set; setting TDMD while
DPOLL = 0 merely hastens the
PCnet-ISA II controller’s re-
sponse to a Transmit Descriptor
Ring Entry.
TDMD is set by writing a “1".
Writing a “0" has no effect.
TDMD will be cleared by the
Buffer Management Unit when it
fetches a Transmit Descriptor.
97