XC5VLX30T-1FFG665CES Xilinx Inc, XC5VLX30T-1FFG665CES Datasheet - Page 155
![IC FPGA VIRTEX-5 ES 30K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VLX30T-1FFG665CES
Manufacturer Part Number
XC5VLX30T-1FFG665CES
Description
IC FPGA VIRTEX-5 ES 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX30T-1FFG665CES
Number Of Logic Elements/cells
30720
Number Of Labs/clbs
2400
Total Ram Bits
1327104
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 155 of 385
- Download datasheet (14Mb)
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Case 4: Reading From An Empty or Almost Empty FIFO
There is minimum time between a rising read-clock and write-clock edge to guarantee that
AFULL will be deasserted. If this minimum is not met, the deassertion of AFULL can take
an additional write clock cycle.
Prior to the operations performed in
this example, the timing diagram reflects standard mode. For FWFT mode, data at DO
appears one read-clock cycle earlier.
X-Ref Target - Figure 4-24
Clock Event 1: Read Operation and Assertion of Almost EMPTY Signal
During a read operation to an almost empty FIFO, the Almost EMPTY signal is asserted.
•
•
•
Clock Event 2: Read Operation and Assertion of EMPTY Signal
The EMPTY signal pin is asserted when the FIFO is empty.
•
•
•
In the event that the FIFO is empty and a write followed by a read is performed, the
EMPTY signal remains asserted.
AEMPTY
WRCLK
RDERR
EMPTY
RDCLK
WREN
RDEN
Figure 4-24: Reading From an Empty / Almost Empty FIFO (Standard Mode)
At time T
RDEN input of the FIFO.
At time T
outputs of the FIFO.
At time T
asserted at the AEMPTY output pin of the FIFO.
Read enable remains asserted at the RDEN input of the FIFO.
At time T
the DO outputs of the FIFO.
At time T
output pin of the FIFO.
DO
FCCK_RDEN
FCKO_DO
FCKO_AEMPTY
FCKO_DO
FCKO_EMPTY
1
T
FCCK_RDEN
, after clock event 1 (RDCLK), data 00 becomes valid at the DO
, after clock event 2 (RDCLK), data 04 (last data) becomes valid at
00
T
, before clock event 1 (RDCLK), read enable becomes valid at the
FCKO_DO
, after clock event 2 (RDCLK), Empty is asserted at the EMPTY
www.xilinx.com
, one clock cycle after clock event 1 (RDCLK), Almost Empty is
01
T
FCKO_AEMPTY
Figure
T
FCKO_EMPTY
T
02
FCKO_DO
4-24, the FIFO is almost completely empty. In
T
FCKO_RDERR
FIFO Timing Models and Parameters
03
2
04
3
T
FCKO_RDERR
4
ug190_4_21_032506
T
FCCK_RDEN
155
Related parts for XC5VLX30T-1FFG665CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VLX30T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 30K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF665C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF665I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FF323I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG323C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG323I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-3FFG323C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 323-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF323I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LXT 323FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FF665I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LXT 665FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG323C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 323-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG323I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 30K 323FFGBGA
Manufacturer:
Xilinx Inc
Datasheet: