ADSP-3PARCBF548M01 Analog Devices Inc, ADSP-3PARCBF548M01 Datasheet - Page 43

MODULE BOARD BF548

ADSP-3PARCBF548M01

Manufacturer Part Number
ADSP-3PARCBF548M01
Description
MODULE BOARD BF548
Manufacturer
Analog Devices Inc
Series
Blackfin®r

Specifications of ADSP-3PARCBF548M01

Module/board Type
Processor Module
For Use With/related Products
ADSP-BF548
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 26. Clock Out Timing
1
2
Table 27. Power-Up Reset Timing
Parameter
Timing Requirements
t
Parameter
Switching Characteristics
t
t
t
The t
The t
RST_IN_PWR
SCLK
SCLKH
SCLKL
SCLK
SCLK
value is the inverse of the f
value does not account for the effects of jitter.
V
DD_SUPPLIES
RESET Deasserted After the V
CLKIN Pins Are Stable and Within Specification
RESET
CLKIN
CLKOUT Period
CLKOUT Width High
CLKOUT Width Low
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
CLKOUT
SCLK
In
specification. Reduced supply voltages affect the best-case value of 7.5 ns listed here.
Figure
1,2
12, V
DDINT
, V
DD_SUPPLIES
DDEXT
Rev. C | Page 43 of 100 | February 2010
, V
Figure 11. CLKOUT Interface Timing
DDDDR
Figure 12. Power-Up Reset Timing
t
is V
RST_IN_PWR
DDINT
,V
DDUSB
, V
DDEXT
,V
t
SCLK
DDRTC
, V
DDDDR
,V
DDVR
, V
,V
DDUSB
DDMP
, V
, and
DDRTC
, V
t
SCLKL
Min
3500 × t
DDVR
, and V
t
SCLKH
CKIN
DDMP
Min
7.5
2.5
2.5
.
Max
Max
Unit
ns
Unit
ns
ns
ns

Related parts for ADSP-3PARCBF548M01