PCX8240VTPU200EZD3 Atmel, PCX8240VTPU200EZD3 Datasheet - Page 35

• Manufacturer Part Number: PCX8240VTPU200EZD3
• Description: IC MPU 32BIT 200MHZ 352TBGA
• Manufacturer: Atmel

Specifications of PCX8240VTPU200EZD3

• Processor Type: PowerPC 603e 32-Bit RISC
• Speed: 200MHz
• Voltage: 2.5V
• Mounting Type: Surface Mount
• Package / Case: 352-TBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -

System Design
Information
PLL Power Supply Filtering
Power Supply Voltage
Sequencing
2149A–HIREL–05/02
5. In Clock Off mode, no clocking occurs inside the PC8240 regardless of the PCI_SYNC_IN input.
6. Limited due to maximum memory VCO = 225 MHz.
7. Limited due to minimum CPU VCO = 200 MHz.
8. Limited due to minimum memory VCO = 100 MHz.
9. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.
This section provides electrical and thermal design recommendations for successful
application of the PC8240.
The AVdd, AVdd2, and LAVdd power signals are provided on the PC8240 to provide
power to the peripheral logic/memory bus PLL, the 603e processor PLL, and the
SDRAM clock delay-locked loop (DLL), respectively. To ensure stability of the internal
clocks, the power supplied to the AVdd, AVdd2, and LAVdd input signals should be fil-
tered of any noise in the 500 kHz to 10 MHz resonant frequency range of the PLLs. A
separate circuit similar to the one shown in Figure 26 using surface mount capacitors
with minimum effective series inductance (ESL) is recommended for each of the AVdd,
AVdd2, and LAVdd power signal pins. Consistent with the recommendations of Dr.
Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice
Hall, 1993), multiple small capacitors of equal value are recommended over using multi-
ple values.
The circuits should be placed as close as possible to the respective input signal pins to
minimize noise coupled from nearby circuits. Routing directly as possible from the
capacitors to the input signal pins with minimal inductance of vias is important but pro-
portionately less critical for the LAVdd pin.
Figure 26. PLL Power Supply Filter Circuit
The notes in Table 3 on page 8 contain cautions illustrated in Figure 2 on page 9 about
the sequencing of the external bus voltages and internal voltages of the PC8240. These
cautions are necessary for the long term reliability of the part. If they are violated, the
electrostatic discharge (ESD) protection diodes will be forward biased and excessive
current can flow through these diodes. Figure 2 shows a typical ramping voltage
sequence where the DC power sources (voltage regulators and/or power supplies) are
connected as shown in Figure 27. The voltage regulator delay shown in Figure 2 can be
zero if the various DC voltage levels are all applied to the target board at the same time.
The ramping voltage sequence shows a scenario in which the Vdd/AVdd/AVdd2/LAVdd
power plane is not loaded as much as the OVdd/GVdd power plane and thus
Vdd/AVdd/AVdd2/LAVdd ramps at a faster rate than OVdd/GVdd.
If the system power supply design does not control the voltage sequencing, the circuit of
Figure 27 can be added to meet these requirements. The MUR420 diodes of Figure 27
control the maximum potential difference between the 3.3 bus and internal voltages on
power-up and the 1N5820 Schottky diodes regulate the maximum potential difference
on power-down.
Vdd
10 kΩ
2.2 µF
GND
2.2 µF
Low ESL surface mount capacitors
AVdd, AVdd2, or LAVdd
PC8240
35