PI7C8150BND Pericom Semiconductor, PI7C8150BND Datasheet - Page 32

PI7C8150BND

Manufacturer Part Number
PI7C8150BND
Description
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C8150BND

Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Operating Temperature (max)
85C
Package Type
BGA
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8150BND
Quantity:
800
Part Number:
PI7C8150BNDE
Manufacturer:
CYPRESS
Quantity:
101
Part Number:
PI7C8150BNDE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C8150BNDE
Manufacturer:
ALTERA
0
Part Number:
PI7C8150BNDE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C8150BNDI
Quantity:
8 239
Part Number:
PI7C8150BNDIE
Manufacturer:
PERICOM
Quantity:
300
Part Number:
PI7C8150BNDIE
Manufacturer:
PERICOM
Quantity:
301
Part Number:
PI7C8150BNDIE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C8150BNDIE
Manufacturer:
PERICOM
Quantity:
20 000
3.7.4
!
!
PI7C8150 also supports Type 1 to Type 1 forwarding of configuration write transactions
upstream to support upstream special cycle generation. A Type 1 configuration command
is forwarded upstream when the following conditions
are met:
!
!
!
!
!
The PI7C8150 forwards Type 1 to Type 1 configuration write transactions as delayed
transactions. Type 1 to Type 1 configuration write transactions are limited to a single data
transfer.
SPECIAL CYCLES
The Type 1 configuration mechanism is used to generate special cycle transactions in
hierarchical PCI systems. Special cycle transactions are ignored by acting as a target and
are not forwarded across the bridge. Special cycle transactions can be generated from Type
1 configuration write transactions in either the upstream or the down-stream direction.
PI7C8150 initiates a special cycle on the target bus when a Type 1 configuration write
transaction is being detected on the initiating bus and the following conditions are met
during the address phase:
!
!
!
!
!
!
The bus number falls in the range defined by the lower limit (exclusive)
in the secondary bus number register and the upper limit (inclusive) in
the subordinate bus number register.
The bus command is a configuration read or write transaction.
The lowest two address bits are equal to 01b.
The bus number falls outside the range defined by the lower limit (inclusive)
in the secondary bus number register and the upper limit (inclusive) in the subordinate
bus number register.
The device number in address bits AD[15:11] is equal to 11111b.
The function number in address bits AD[10:8] is equal to 111b.
The bus command is a configuration write transaction.
The lowest two address bits on AD[1:0] are equal to 01b.
The device number in address bits AD[15:11] is equal to 11111b.
The function number in address bits AD[10:8] is equal to 111b.
The register number in address bits AD[7:2] is equal to 000000b.
The bus number is equal to the value in the secondary bus number register in
configuration space for downstream forwarding or equal to the value in the primary
bus number register in configuration space for upstream forwarding.
The bus command on CBE_L is a configuration write command.
22
March 19, 2003 – Revision 1.04
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
PI7C8150

Related parts for PI7C8150BND