PI7C8150BND Pericom Semiconductor, PI7C8150BND Datasheet - Page 39

PI7C8150BND

Manufacturer Part Number
PI7C8150BND
Description
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C8150BND

Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Operating Temperature (max)
85C
Package Type
BGA
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8150BND
Quantity:
800
Part Number:
PI7C8150BNDE
Manufacturer:
CYPRESS
Quantity:
101
Part Number:
PI7C8150BNDE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C8150BNDE
Manufacturer:
ALTERA
0
Part Number:
PI7C8150BNDE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C8150BNDI
Quantity:
8 239
Part Number:
PI7C8150BNDIE
Manufacturer:
PERICOM
Quantity:
300
Part Number:
PI7C8150BNDIE
Manufacturer:
PERICOM
Quantity:
301
Part Number:
PI7C8150BNDIE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C8150BNDIE
Manufacturer:
PERICOM
Quantity:
20 000
3.8.4.3
4
4.1
4.2
TARGET ABORT
PI7C8150 returns a target abort to an initiator when one of the following conditions is met:
!
!
ADDRESS DECODING
PI7C8150 uses three address ranges that control I/O and memory transaction forwarding.
These address ranges are defined by base and limit address registers in the configuration
space. This chapter describes these address ranges, as well as ISA-mode and VGA-
addressing support.
ADDRESS RANGES
PI7C8150 uses the following address ranges that determine which I/O and memory
transactions are forwarded from the primary PCI bus to the secondary PCI bus, and from
the secondary bus to the primary bus:
!
!
!
Transactions falling within these ranges are forwarded downstream from the primary PCI
bus to the secondary PCI bus. Transactions falling outside these ranges are forwarded
upstream from the secondary PCI bus to the primary PCI bus.
No address translation is required in PI7C8150. The addresses that are not marked for
downstream are always forwarded upstream.
I/O ADDRESS DECODING
PI7C8150 uses the following mechanisms that are defined in the configuration space to
specify the I/O address space for downstream and upstream forwarding:
!
!
!
!
PI7C8150 is returning a target abort from the intended target.
When PI7C8150 returns a target abort to the initiator, it sets the signaled target abort
bit in the status register corresponding to the initiator interface.
Two 32-bit I/O address ranges
Two 32-bit memory-mapped I/O (non-prefetchable memory) ranges
Two 32-bit prefetchable memory address ranges
I/O base and limit address registers
The ISA enable bit
The VGA mode bit
The VGA snoop bit
29
March 19, 2003 – Revision 1.04
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
PI7C8150

Related parts for PI7C8150BND