AT32UC3A464S Atmel Corporation, AT32UC3A464S Datasheet - Page 565

no-image

AT32UC3A464S

Manufacturer Part Number
AT32UC3A464S
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A464S

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
AES
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A464S-U
Manufacturer:
ATMEL
Quantity:
551
Figure 25-27. Receiver Behavior when Operating with Hardware Handshaking
Figure 25-28. Transmitter Behavior when Operating with Hardware Handshaking
25.6.4
25.6.4.1
25.6.4.2
32072G–11/2011
RXBUFF
Write
RXD
RTS
CR
ISO7816 Mode
RXEN = 1
ISO7816 Mode Overview
Protocol T=0
The USART features an ISO7816-compatible mode, enabling interfacing with smart cards and
Security Access Modules (SAM) through an ISO7816 compliant link. T=0 and T=1 protocols, as
defined in the ISO7816 standard, are supported by writing 0x4 and 0x6 respectively to
MR.MODE.
ISO7816 specifies half duplex communication on one bidirectional line. The baud rate is a frac-
tion of the clock provided by the master on the CLK pin (see
549). The USART connects to a smart card as shown in
tional and is routed to the receiver when the transmitter is disabled. Having both receiver and
transmitter enabled simultaneously may lead to unpredictable results.
Figure 25-29. USART (master) Connected to a Smart Card
In both T=0 and T=1 modes, the character format is fixed to eight data bits, and one or two stop
bits, regardless of CHRL, MODE9, and CHMODE values. Parity according to specification is
even. If the inverse transmission format is used, where payload data bits are transmitted
inverted on the I/O line, the user can use odd parity and perform an XOR on data headed to
THR and coming from RHR.
In T=0 protocol, a character is made up of one start bit, eight data bits, one parity bit, and a two
bit period guard time. During the guard time, the line will be high if the receiver does not signal a
CTS
TXD
USART
TXD
CLK
CLK
I/O
Figure
”Baud Rate Generator” on page
Smart
25-29. The TXD pin is bidirec-
Card
RXDIS = 1
565

Related parts for AT32UC3A464S