ATmega1280R212 Atmel Corporation, ATmega1280R212 Datasheet - Page 350

• Manufacturer Part Number: ATmega1280R212
• Manufacturer: Atmel Corporation

Specifications of ATmega1280R212

• Flash (kbytes): 128 Kbytes
• Max. Operating Frequency: 16 MHz
• Max I/o Pins: 86
• Spi: 5
• Twi (i2c): 1
• Uart: 4
• Adc Channels: 16
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 8
• Eeprom (bytes): 4096
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 6
• Frequency Band: 700/800/900MHz
• Max Data Rate (mb/s): 1
• Antenna Diversity: No
• External Pa Control: Yes
• Power Output (dbm): 10
• Receiver Sensitivity (dbm): -110
• Receive Current Consumption (ma): 9.0
• Transmit Current Consumption (ma): 18 at 5dBm
• Link Budget (dbm): 120

30.8.1
30.8.2
2549N–AVR–05/11
Serial Programming Pin Mapping
Serial Programming Algorithm
Table 30-15. Pin Mapping Serial Programming
Figure 30-10. Serial Programming and Verify
Notes:
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low: > 2 CPU clock cycles for f
High: > 2 CPU clock cycles for f
When writing serial data to the ATmega640/1280/1281/2560/2561, data is clocked on the rising
edge of SCK.
When reading data from the ATmega640/1280/1281/2560/2561, data is clocked on the falling
edge of SCK. See
Symbol
1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the
2. V
PDO
SCK
PDI
XTAL1 pin.
programming the EEPROM, an auto-erase cycle is built into the self-timed programming oper-
ation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
CC
- 0.3V < AVCC < V
Figure 30-12 on page 353
(TQFP-100)
Pins
PB2
PB3
PB1
PDO
SCK
PDI
ck
ck
CC
ATmega640/1280/1281/2560/2561
< 12MHz, 3 CPU clock cycles for f
< 12MHz, 3 CPU clock cycles for f
+ 0.3V, however, AVCC should always be within 1.8V - 5.5V.When
XT AL1
RESET
GND
(TQFP-64)
for timing details.
(1)
Pins
PE0
PE1
PB1
AVCC
VCC
+1.8V - 5.5V
+1.8V - 5.5V
I/O
O
I
I
(2)
ck
ck
>= 12MHz
>= 12MHz
Serial Data out
Serial Data in
Description
Serial Clock
350