ATmega168 Atmel Corporation, ATmega168 Datasheet - Page 248
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATmega168
Manufacturer Part Number
ATmega168
Description
Manufacturer
Atmel Corporation
Specifications of ATmega168
Flash (kbytes)
16 Kbytes
Pin Count
32
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
24
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATMEGA168
Manufacturer:
AVAILINK
Quantity:
1 590
Company:
Part Number:
ATmega168-15AD
Manufacturer:
VISHAY
Quantity:
15 600
Part Number:
ATmega168-15AT1
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega168-15MT
Manufacturer:
ATMEL
Quantity:
686
Part Number:
ATmega168-15MT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega168-15MT1
Manufacturer:
ATMEL
Quantity:
372
Part Number:
ATmega168-15MZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega168-20AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
2545T–AVR–05/11
In Free Running mode, a new conversion will be started immediately after the conversion com-
pletes, while ADSC remains high. For a summary of conversion times, see
249.
Figure 24-4. ADC timing diagram, first conversion (single conversion mode).
Figure 24-5. ADC timing diagram, single conversion.
Figure 24-6. ADC timing diagram, auto triggered conversion.
Cycle number
ADC clock
Trigger
source
ADATE
ADIF
ADCH
ADCL
Cycle number
ADC clock
ADSC
ADIF
ADCH
ADCL
Cycle number
ADC clock
ADEN
ADSC
ADIF
ADCH
ADCL
Prescaler
reset
1
1
2
MUX and REFS
update
MUX and REFS
update
1
2
MUX and REFS
update
12
2
3
13
Sample & hold
3
4
14
Sample &
hold
4
5
15
5
6
Sample & hold
16
First conversion
6
17
7
One conversion
18
7
8
One conversion
19
8
9
20
9
10
Conversion
21
complete
10
Conversion
11
22
complete
Conversion
ATmega48/88/168
complete
11
23
12
24
12
13
25
13
Sign and MSB of result
Sign and MSB of result
LSB of result
Table 24-1 on page
Next conversion
1
Sign and MSB of result
Next
conversion
1
LSB of result
LSB of result
2
2
MUX and REFS
update
Next conversion
MUX and REFS
update
1
Prescaler
reset
3
3
2
248