ATmega6450 Atmel Corporation, ATmega6450 Datasheet - Page 96
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATmega6450
Manufacturer Part Number
ATmega6450
Description
Manufacturer
Atmel Corporation
Specifications of ATmega6450
Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
69
Ext Interrupts
25
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega6450-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega6450P-AU
Manufacturer:
Atmel
Quantity:
360
Company:
Part Number:
ATmega6450P-AUR
Manufacturer:
Atmel
Quantity:
1 500
Part Number:
ATmega6450V-8AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega6450V-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega6450V-8AUR
Manufacturer:
Atmel
Quantity:
1 500
15.9
15.9.1
2570N–AVR–05/11
Register Description
TCCR0A – Timer/Counter Control Register A
Figure 15-11
Figure 15-11. Timer/Counter Timing Diagram, Clear Timer on Compare Match mode, with Pres-
• Bit 7 – FOC0A: Force Output Compare A
The FOC0A bit is only active when the WGM00 bit specifies a non-PWM mode. However, for
ensuring compatibility with future devices, this bit must be set to zero when TCCR0 is written
when operating in PWM mode. When writing a logical one to the FOC0A bit, an immediate com-
pare match is forced on the Waveform Generation unit. The OC0A output is changed according
to its COM0A1:0 bits setting. Note that the FOC0A bit is implemented as a strobe. Therefore it is
the value present in the COM0A1:0 bits that determines the effect of the forced compare.
A FOC0A strobe will not generate any interrupt, nor will it clear the timer in CTC mode using
OCR0A as TOP.
The FOC0A bit is always read as zero.
• Bit 6, 3 – WGM01:0: Waveform Generation Mode
These bits control the counting sequence of the counter, the source for the maximum (TOP)
counter value, and what type of waveform generation to be used. Modes of operation supported
by the Timer/Counter unit are: Normal mode, Clear Timer on Compare match (CTC) mode, and
two types of Pulse Width Modulation (PWM) modes. See
on page
Bit
0x24 (0x44)
Read/Write
Initial Value
TCNTn
(clk
(CTC)
OCRnx
OCFnx
clk
clk
I/O
I/O
Tn
/8)
90.
shows the setting of OCF0A and the clearing of TCNT0 in CTC mode.
FOC0A
caler (f
W
7
0
clk_I/O
WGM00
R/W
6
0
TOP - 1
/8)
COM0A1
R/W
5
0
COM0A0
R/W
4
0
ATmega325/3250/645/6450
TOP
WGM01
R/W
3
0
TOP
CS02
R/W
Table 15-2
2
0
BOTTOM
CS01
R/W
1
0
and
CS00
R/W
“Modes of Operation”
0
0
BOTTOM + 1
TCCR0
96