SAM9G15 Atmel Corporation, SAM9G15 Datasheet - Page 336

no-image

SAM9G15

Manufacturer Part Number
SAM9G15
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM9G15

Flash (kbytes)
0 Kbytes
Pin Count
217
Max. Operating Frequency
400 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
105
Ext Interrupts
105
Usb Transceiver
3
Usb Speed
Hi-Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
3
Uart
6
Lin
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
10
Adc Speed (ksps)
440
Resistive Touch Screen
Yes
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
NO
External Bus Interface
1
Dram Memory
DDR2/LPDDR, SDRAM/LPSDR
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
0.9 to 1.1
Fpu
No
Mpu / Mmu
No/Yes
Timers
6
Output Compare Channels
6
Input Capture Channels
6
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
Figure 27-3. NAND Write Operation with Spare Encoding
27.4.1.2
Figure 27-4. NAND Write Operation
336
ECC computation enable signal
Write NAND operation with SPAREEN set to one
512 or 1024 bytes
SAM9G15
ECC computation enable signal
Write NAND operation with SPAREEN set to zero
MLC/SLC Write Operation with Spare Area Disabled
512 or 1024 bytes
Sector 0
Sector 0
When the SPAREEN field of PMECC_CFG is set to zero the spare area is not encoded with the
stream of data. This mode is entered by writing one to the DATA field of the PMECC_CTRL
register.
Sector 1
Sector 1
pagesize = n * sectorsize
pagesize = n * sectorsize
Sector 2
Sector 2
Sector 3
Sector 3
start_addr
ecc_area
11052C–ATARM–21-Nov-11
sparesize
Spare
end_addr

Related parts for SAM9G15