AD6654 Analog Devices, AD6654 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD6654
Manufacturer Part Number
AD6654
Description
14-Bit, 92.16 MSPS, 4 & 6-Channel Wideband IF to Base Band Receiver
Manufacturer
Analog Devices
Datasheet
1.AD6654.pdf
(88 pages)
Specifications of AD6654
Resolution (bits)
14bit
# Chan
1
Sample Rate
92.16MSPS
Interface
Par
Analog Input Type
Diff-Uni
Adc Architecture
Subranging
Pkg Type
BGA,CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD6654BBC
Manufacturer:
AD
Quantity:
13 888
Company:
Part Number:
AD6654BBC
Manufacturer:
ADI
Quantity:
280
Company:
Part Number:
AD6654BBC
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6654BBC
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6654BBCZ
Manufacturer:
ADI
Quantity:
853
Company:
Part Number:
AD6654BBCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD6654CBC
Manufacturer:
ADI
Quantity:
283
Company:
Part Number:
AD6654CBC
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6654CBC
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6654CBCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6654CBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6654XBC
Manufacturer:
ADI
Quantity:
284
Part Number:
AD6654XBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
TIMING CHARACTERISTICS
Table 7.
Parameter
CLK TIMING REQUIREMENTS
INPUT WIDEBAND DATA TIMING REQUIREMENTS
PARALLEL OUTPUT PORT TIMING REQUIREMENTS (MASTER)
PARALLEL OUTPUT PORT TIMING REQUIREMENTS (SLAVE)
MISC PINS TIMING REQUIREMENTS
1
2
3
All timing specifications are valid over the VDDCORE range of 1.7 V to 1.9 V, and the VDDIO range of 3.0 V to 3.6 V.
C
These timing parameters are derived from the ADC ENC rate with DDC CLK driven directly from ADC DR output.
LOAD
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CLK
CLKL
CLKH
DEXP
DPREQ
DPP
DPIQ
DPCH
DPGAIN
SPA
HPA
PCLK
PCLKL
PCLKH
DPREQ
DPP
DPIQ
DPCH
DPGAIN
SPA
HPA
RESET
DIRP
SSYNC
HSYNC
= 40 pF on all outputs, unless otherwise noted.
1, 2, 3
CLK Period
CLK Width Low
CLK Width High
↑CLK to EXP[2:0] Delay
↑PCLK to ↑Px REQ Delay (x = A, B, C)
↑PCLK to Px[15:0] Delay (x = A, B, C)
↑PCLK to Px IQ Delay (x = A, B, C)
↑PCLK to Px CH[2:0] Delay (x = A, B, C)
↑PCLK to Px Gain Delay (x = A, B, C)
Px ACK to ↑PCLK Setup Time (x = A, B, C)
Px ACK to ↑PCLK Hold Time (x = A, B, C)
PCLK Period
PCLK Low Period
PCLK High Period
↑PCLK to ↑Px REQ Delay (x = A, B, C)
↑PCLK to Px[15:0] Delay (x = A, B, C)
↑PCLK to Px IQ Delay (x = A, B, C)
↑PCLK to Px CH[2:0] Delay (x = A, B, C)
↑PCLK to Px Gain Delay (x = A, B, C)
Px ACK to ↓PCLK Setup Time (x = A, B, C)
Px ACK to ↓PCLK Hold Time (x = A, B, C)
RESET Width Low
CPUCLK/SCLK to IRP Delay
SYNC(0, 1, 2, 3) to ↑CLK Setup Time
SYNC(0, 1, 2, 3) to ↑CLK Hold Time
Rev. 0 | Page 9 of 88
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test Level
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
V
IV
IV
Min
5.154
5.154
5.98
1.77
2.07
0.48
0.38
0.23
4.59
0.90
5.0
1.7
0.7
4.72
4.8
4.83
4.88
5.08
6.09
1.0
30
7.5
0.87
0.67
Typ
10.85
0.5 × t
0.5 × t
0.5 × t
0.5 × t
CLK
CLK
PCLK
PCLK
Max
10.74
3.86
5.29
5.49
5.35
4.95
8.87
8.48
10.94
10.09
11.49
AD6654
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns