ST7263BK1 STMicroelectronics, ST7263BK1 Datasheet - Page 64

no-image

ST7263BK1

Manufacturer Part Number
ST7263BK1
Description
LOW SPEED USB 8-BIT MCU FAMILY WITH UP TO 32K FLASH/ROM, DFU CAPABILITY, 8-BIT ADC, WDG, TIMER, SCI and I2C
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7263BK1

4, 8, 16 Or 32 Kbytes Program Memory
high density Flash (HDFlash), FastROM or ROM with Read-Out and Write protection
On-chip peripherals
Note:
64/186
1
2
3
4
5
6
After reading the ICiHR register, transfer of input capture data is inhibited and ICFi will never
be set until the ICiLR register is also read.
The ICiR register contains the free running counter value which corresponds to the most
recent input capture.
The two input capture functions can be used together even if the timer also uses the two
output compare functions.
In One Pulse mode and PWM mode only input Capture 2 can be used.
The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any
transitions on these pins activates the input capture function.
Moreover if one of the ICAPi pins is configured as an input and the second one as an output,
an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set.
This can be avoided if the input capture function i is disabled by reading the ICiHR (see note
1).
The TOF bit can be used with interrupt generation in order to measure events that go
beyond the timer range (FFFFh).
Figure 32. Input Capture block diagram
Figure 33. Input Capture timing diagram
1. The rising edge is the active edge.
ICAP1
ICAP2
pin
pin
COUNTER REGISTER
ICAPi REGISTER
TIMER CLOCK
ICAPi FLAG
16-BIT
EDGE DETECT
ICAPi PIN
IC2R register
16-BIT FREE RUNNING
CIRCUIT2
COUNTER
FF01
EDGE DETECT
CIRCUIT1
IC1R register
Doc ID 7516 Rev 8
FF02
ICF1
ICIE
FF03
ICF2
(Control register 1) CR1
(Control register 2) CR2
CC1
(Status register) SR
CC0
FF03
0
IEDG2
IEDG1
0
0
ST7263Bxx

Related parts for ST7263BK1