DS80CH11 Maxim, DS80CH11 Datasheet - Page 21

no-image

DS80CH11

Manufacturer Part Number
DS80CH11
Description
The system energy manager is a highly integrated microcontroller that provides several key features for systems including key scanning and control, battery and power management, as well as two 2-Wire serial I/O Ports
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS80CH11
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS80CH11
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS80CH11-E02
Manufacturer:
NEC
Quantity:
2 057
Part Number:
DS80CH11-E02
Manufacturer:
DALLAS
Quantity:
20 000
INSTRUCTION SET SUMMARY Table 3–1 (cont’d)
The Table above shows the speed for each class of
instruction. Note that many of the instructions have mul-
tiple opcodes. There are 255 opcodes for 111 instruc-
tions. Of the 255 opcodes, 159 are three times faster
than the original 80C32. While a system than empha-
sizes those instructions will see the most improvement,
the large total number that receive a three to one
improvement assure a dramatic speed increase for any
system. The speed improvement summary is provided
below.
3.3 SPEED IMPROVEMENT
The following table summarizes the speed improve-
ment of the High Speed Micro core over a standard 12
clock / machine cycle 8052 device.
#Opcodes
159
51
43
2
255
Bit Manipulation
Instructions:
CLR C
CLR bit
SETB C
SETB bit
CPL C
CPL bit
Program Branching
Instructions:
ACALL addr 11
LCALL addr 16
RET
RETI
AJMP addr 11
LJMP addr 16
SJMP rel
JMP @A+DPTR
JZ rel
JNZ rel
DJNZ Rn, rel
DJNZ direct, rel
Average: 2.5
Speed Improvement
3.0 x
1.5 x
2.0 x
2.4 x
1
2
1
2
1
2
2
3
1
1
2
3
2
1
2
2
2
3
12
16
16
16
12
16
12
12
12
12
12
16
4
8
4
8
4
8
ANL C, bit
ANL C, bit
ORL C, bit
ORL C, bit
MOV C, bit
MOV bit, C
CJNE A, direct, rel
CJNE A, #data, rel
CJNE Rn, #data, rel
CJNE @ Ri, #data, rel
NOP
JC rel
JNC rel
JB bit, rel
JNB bit, rel
JBC bit, rel
3.4 INSTRUCTION SET ADDITIONAL
REFERENCES
The user should refer to the Dallas High Speed Micro
User’s Guide for a complete description of the instruc-
tion set including its address modes, coding, and timing
for the SEM.
3.5 RESET
The High–Speed Micro has three ways of entering a
reset state:
The operation of the CPU timing and states during a
reset are documented in the Dallas High Speed Micro
User’s Guide under the “Reset Conditions” section. The
Watchdog Timer reset is documented in the Watchdog
Timer section of the Dallas High Speed Micro User’s
Guide. The operation of the Power–On / Fail reset is
described in the Power Management section of this doc-
ument.
Power–On / Fail Reset
Watchdog Timer Reset
External Reset
2
2
2
2
2
2
3
3
3
3
1
2
2
3
3
3
011200 21/88
16
16
16
16
12
12
16
16
16
8
8
8
8
8
8
4
DS80CH11

Related parts for DS80CH11