DS80CH11 Maxim, DS80CH11 Datasheet - Page 45

no-image

DS80CH11

Manufacturer Part Number
DS80CH11
Description
The system energy manager is a highly integrated microcontroller that provides several key features for systems including key scanning and control, battery and power management, as well as two 2-Wire serial I/O Ports
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS80CH11
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS80CH11
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS80CH11-E02
Manufacturer:
NEC
Quantity:
2 057
Part Number:
DS80CH11-E02
Manufacturer:
DALLAS
Quantity:
20 000
A/D CONVERTER BLOCK DIAGRAM Figure 7–1
7.3 REFERENCE OPTION
An A/D conversion is the process of assigning a digital
code to an analog input voltage. This code represents
the input value as a fraction of the reference voltage
range, which divided by the A/D converter into 1024
codes (10–bits). The reference voltage is connected to
the internal nodes called REFHI and REFLO as shown
in Figure 7–1.
The REFHI and REFLO signals are connected to the
VRH and VRL pins, respectively.
The result can always be calculated from the following
formula:
Result = 1024 x ( V
ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7
AVCC
AGND
VRH
VRL
8–CHAN.
ANALOG
IN
INPUT
MUX
– REFLO) / ( REFHI – REFLO )
SAMPLE
& HOLD
REFHI
REFLO
PWR
A/D MS
BYTE
APPROXIMATION
10–BIT LATCH
SUCESSIVE
CPU CLOCK
PRESCALE
10–BIT
A/D
2
N
ACLK
7.4 SAR A/D CONVERTER
Figure 7–2 is a simplified block diagram of the succes-
sive approximation A/D converter. As with all succes-
sive approximation converters it contains a digital to
analog converter (DAC), a comparator, a successive
approximation register (SAR) and some control logic. A
conversion is initiated by the internal start signal issued
from the control logic. The successive approximation
logic sets bits of the DAC starting with bit 9 and proceed-
ing to bit 0 on each successive clock (ACLK). After each
bit is set the DAC output is compared with the sampled
analog input. If the DAC output is less than the analog
input the bit remains set. If the DAC output is greater
than the analog input the bit is reset. After all bits have
been tested and set or reset accordingly, the binary
value in SAR[9..0] is a digital representation of the ana-
log input value.
A/D LS
BYTE
START/BUSY
EOC
SS/CONT
LOWER
LIMIT
COMPARATOR
WINDOW
DIGITAL
CONTROL
LOGIC
UPPER
LIMIT
STADC
011200 45/88
DS80CH11

Related parts for DS80CH11