XR17D154 Exar Corporation, XR17D154 Datasheet - Page 22

• Manufacturer Part Number: XR17D154
• Description: Four-channel Pci-bus Uart
• Manufacturer: Exar Corporation

áç
áç
PRELIMINARY
The transmit and receive data registers are defined for channel 0 to channel 3 with each channel having it’s
own address as shown in
receive and transmit data registers in more detail.
Each Channel Normal Receive Data FIFO Address for channels 0 to 3 are at 0x0100, 0x0300, 0x0500 and
0x0700.
Each Channel Normal Transmit Data FIFO Address for Channel 0 to 3 are at 0x0100, 0x0300, 0x0500 and
0x0700.
Each Channel Special Receive FIFO Data Address for channel 0 to 3 are at 0x0180 0x380, 0x0580 and
0x0780. The Status and Data bytes must be read in 16 or 32 bits format to maintain data integrity.
áç
áç
4.1
WITH N
D a ta B it-31
Read n+0 to n+3
Read n+4 to n+7
Write n+0 to n+3
Write n+4 to n+7
R
P C I B u s
W
Data Bit-31
PCI Bus
EAD
B 7
RITE
B7 B6 B5 B4 B3 B2 B1 B0
FIFO DATA LOADING AND UNLOADING THROUGH THE DEVICE CONFIGURATION REGISTERS
IN 32-BIT FORMAT.
B 6
Etc.
Etc.
RX FIFO,
R e ce ive D a ta B yte n + 3
O
TX FIFO
Transmit Data Byte n+3
B 5
E
RRORS
B 4
B 3
B 2
Channel 0 to 3 ReceiveData in 32-bit alignm ent through the Configuration Register A ddress
Channel 0 to 3 Transmit Data in 32-bit alignment through the Configuration Register Address
B 1
FIFO Data n+3
FIFO Data n+7
FIFO Data n+3
FIFO Data n+7
B 0
Table 2
B
B
B 7
YTE
YTE
B7 B6 B5 B4 B3 B2 B1 B0
B 6
R e ce ive D a ta B yte n + 2
3
3
Transmit Data Byte n+2
for faster loading and unloading. The following paragraphs illustrate the
B 5
B 4
0x0100, 0x0300, 0x0500 and 0x0700
0x0100, 0x0300, 0x0500 and 0x0700
B 3
B 2
FIFO Data n+2
FIFO Data n+6
FIFO Data n+2
FIFO Data n+6
B 1
B
B
B 0
YTE
YTE
22
B 7
UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
2
2
B7 B6 B5 B4 B3 B2 B1 B0
B 6
R e ce ive D a ta B yte n + 1
Transmit Data Byte n+1
B 5
B 4
B 3
FIFO Data n+1
FIFO Data n+5
FIFO Data n+1
FIFO Data n+5
B 2
B
B
B 1
YTE
YTE
B 0
1
1
B 7
B7 B6 B5 B4 B3 B2 B1 B0
B 6
R e ce ive D a ta B yte n + 0
Transmit Data Byte n+0
B 5
B 4
FIFO Data n+0
FIFO Data n+4
FIFO Data n+0
FIFO Data n+4
B 3
B
B
B 2
YTE
YTE
XR17D154
REV. P1.0.0
B 1
D a ta B it-0
P C I B u s
Data Bit-0
0
0
PCI Bus
B 0