MCIMX27 Motorola Semiconductor Products, MCIMX27 Datasheet - Page 6

• Manufacturer Part Number: MCIMX27
• Manufacturer: Motorola Semiconductor Products

Functional Description and Application Information
6
Block Mnemonic
ESDRAMC
eMMA_lt
JTAGC
DMAC
GPIO
CSPI
GPT
FEC
KPP
EMI
I
IIM
2
C
Communication
JTAG Controller
IC Identification
Purpose Timer
Direct Memory
Fast Ethernet
Interface (x3)
Block Name
Configurable
Purpose I/O
Keypad Port
Peripheral
Enhanced
Controller
Controller
Controller
eMMA_lt
Interface
External
Memory
SDRAM
General
General
Module
Inter IC
Module
Access
Serial
Table 2. Digital and Analog Modules (continued)
i.MX27 Data Sheet, Advance Information, Rev. 0.1
Interface (EMI)
Connectivity
Connectivity
Connectivity
Connectivity
Functional
Accelerator
Grouping
Peripheral
Peripheral
Peripheral
Peripheral
Peripheral
Preliminary—Subject to Change Without Notice
Functions
Resource
Standard
Interface
External
Memory
Memory
Security
System
Debug
Timer
H/W
Pins
The i.MX27 processor has three CSPI modules. CSPI is
equipped with two data FIFOs and is a master/slave
configurable serial peripheral interface module, allowing the
i.MX27 processor to interface with both external SPI master
and slave devices.
The DMAC of the i.MX27 processor provides 16 channels
supporting linear memory, 2D memory, FIFO and end-of-burst
enable FIFO transfers to support a wide variety of DMA
operations.
eMMA_lt consists of a PreProcessor and PostProcessor, and
provides video acceleration. The PrP and PP can be used for
generic video pre and post processing such as scaling,
resizing, and color space conversions.
The EMI includes
The ESDRAMC provides interface and control for synchronous
DRAM memories for the system.
The FEC performs the full set of IEEE 802.3/Ethernet
CSMA/CD media access control and channel interface
functions. The FEC supports connection and functionality for
the 10/100 Mbps 802.3 media independent interface (MII). It
requires an external transceiver (PHY) to complete the
interface to the media.
The GPIO provides 32 bits of bidirectional, general purpose
I/O. This peripheral provides dedicated general-purpose pins
that can be configured as either inputs or outputs.
The GPT is a multipurpose module used to measure intervals
or generate periodic output.
The I
and other external devices. Data rates of up to 100 Kbits/s are
supported.
The IIM provides an interface for reading—and in some cases,
programming, and overriding identification and control
information stored in on-chip fuse elements.
The JTAGC provides debug access to the ARM926 core,
built-in self-test (BIST), and boundary scan test control.
The KPP is used for key pad matrix scanning or as a general
purpose I/O. This peripheral simplifies the software task of
scanning a keypad matrix.
• Multi-Master Memory Interface (M3IF)
• Enhanced SDRAM/MDDR memory controller (ESDRAMC)
• PCMCIA memory controller (PCMCIA)
• NAND Flash Controller (NFC)
• Wireless External Interface Module (WEIM)
2
C provides serial interface to control the sensor interface
Brief Description
Freescale Semiconductor
2.3.10/13
2.3.11/13
2.3.12/15
2.3.13/15
2.3.14/16
2.3.15/16
2.3.16/16
2.3.17/17
2.3.18/17
2.3.19/17
Section/
2.3.9/12
Page
—