MT90812 Mitel Networks Corporation, MT90812 Datasheet - Page 77

no-image

MT90812

Manufacturer Part Number
MT90812
Description
Integrated Digital Switch (IDX)
Manufacturer
Mitel Networks Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT90812AL1
Manufacturer:
TI
Quantity:
1 001
Advance Information
22.32 HRA Status 1 (HS1)
The register is configured as follows:
Read Address is: 55
Reset Value is: 00
3-0
Bit
7
6
5
4
RXCHNL
CTSACT
PRX4-1
RXACT
Name
FLAG
RXCHNL
7
H
H
RXACT
Receive Channel Latched (RXCHNL). When this bit is high it indicates that a new
receive channel number has been latched internally, and is as shown in the currently
read byte. A system read of HRA Status register 3 will automatically clear this status
bit. In dedicated receive mode, this bit will be held high. On reset, this bit will be low.
Receiver Active (RXACT). When high, this status bit indicates that the receiver is
currently active. On reset, this bit will be low, and RxCEN will be disabled. In
dedicated receive mode, this bit will be held high.
Clear-to-Send Active (CTSACT). If high, this status bit indicates that the receiver is
currently transmitting a clear-to-send go-ahead pattern to the peripheral on the
transmit channel denoted by PRXi. In dedicated receive mode, this bit will be held
low, disabling CTS generation and transmission. On reset, this bit will be low.
Flag Detect (FLAG). When high, FLAG indicates that the Auto-hunt circuitry has
detected a request-to-send from a peripheral, but has not yet acted upon it. FLAG
will also go high if the system injects an SFLAG via the micro interface. As soon as
the RX circuitry selects the corresponding peripheral for system receive, this status
bit is cleared. On reset, this bit will be low. This bit is primarily used for test purposes.
Present Receive Channel (PRX). The current receive channel number is contained
in these five bits. Reading the channel number via HRA Status register 3 clears the
status bit RXCHNL. PRX4-1 represent channels 0-15 on STi1 stream, with HC1
register bit CD=0, or channels 16 to 31 with bit CD=1. On reset, channel 0 will be
selected, but will be inactive.
6
CTSACT
5
FLAG
4
PRX4
3
Description
PRX3
2
PRX2
1
PRX1
0
MT90812
73

Related parts for MT90812