DS26502 Maxim Integrated Products, DS26502 Datasheet - Page 15

no-image

DS26502

Manufacturer Part Number
DS26502
Description
T1/E1/J1/64KCC BITS Element
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26502
Manufacturer:
ELPIDA
Quantity:
12 388
Part Number:
DS26502L+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS26502L+
Manufacturer:
MAXIM
Quantity:
3
Part Number:
DS26502L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS26502L+
Quantity:
1 680
Part Number:
DS26502LB1
Manufacturer:
ST
0
Part Number:
DS26502LN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS26502LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26502LN+
Manufacturer:
DALLAS
Quantity:
20 000
4.3 Receive Side
RLOF_CCE
NAME
RS_8K
400HZ
RCLK
RSER
RLOS
RAIS
TYPE
O
O
O
O
O
O
O
Receive Clock. Recovered 1.544MHz (T1), 2.048MHz (E1), 6312 kHz
(G.703 Synchronization Interface), or 64 kHz (Composite Clock) clock.
Receive Sync/ 8kHZ Clock.
T1/E1 Mode: An extracted pulse, one RCLK wide, is output at this pin that
identifies either frame (IOCR1.5 = 0) or multiframe (IOCR1.5 = 1)
boundaries. If set to output frame boundaries, then through IOCR1.6, RS_8K
can also be set to output double-wide pulses on signaling frames in T1 mode.
64KCC Mode: This pin will output the extracted 8 kHz portion of the
composite clock signal.
6312kHz Mode: This pin will be in a high-impedance state.
400HZ Clock Output
T1/E1 Mode: This pin will be in a high-impedance state.
64KCC Mode: This pin will output the 400Hz clock if enabled.
6312kHz Mode: This pin will be in a high-impedance state.
Receive Serial Data
T1/E1 Mode: This is the received NRZ serial data updated on rising edges of
RCLK.
64KCC Mode: This pin will be in a high-impedance state.
6312kHz Mode: This pin will be in a high-impedance state.
Receive Loss Of Frame or Composite Clock Error. This output can be
configured to be a Loss Of Transmit Clock indicator via IOCR.4 when
operating in T1 or E1 mode.
T1/E1 Mode: Set when the receive synchronizer is searching for frame
alignment (RLOF mode), or set when the signal at the TCLK pin has not
transitioned for approximately 15 periods of the scaled MCLK (LOTC mode).
64KCC Mode: Active high when errors are detected in the 8kHz clock or
400Hz clock
6312kHz Mode: This pin will be in a high-impedance state.
Receive Loss Of Signal
T1 Mode: High when 192 consecutive zeros detected.
E1 Mode: High when 255 consecutive zeros detected.
64KCC Mode: High when consecutive zeros detected for 130ms typically.
6312kHz Mode: High when consecutive zeros detected for 65ms typically.
Receive Alarm Indication Signal
T1 Mode: Will toggle high when receive Blue Alarm is detected.
E1 Mode: Will toggle high when receive AIS is detected.
64KCC Mode: This pin will be in a high-impedance state.
6312kHz Mode: This pin will be in a high-impedance state.
15 of 124
www.DataSheet4U.com
FUNCTION
DS26502 T1/E1/J1/64KCC BITS Element

Related parts for DS26502