ds265188-port-t1-e1-j1-transc Maxim Integrated Products, Inc., ds265188-port-t1-e1-j1-transc Datasheet - Page 184

• Manufacturer Part Number: ds265188-port-t1-e1-j1-transc
• Description: Ds26518 8-port T1/e1/j1 Transceiver
• Manufacturer: Maxim Integrated Products, Inc.

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: All bits in this register are latched and can cause interrupts
Bit 5: Receive FIFO Overrun (ROVR). Set when the receive HDLC-64 controller has terminated packet reception
because the FIFO buffer is full.
Bit 4: Receive HDLC-64 Opening Byte Event (RHOBT). Set when the next byte available in the receive FIFO is
the first byte of a message.
Bit 3: Receive Packet End Event (RPE). Set when the HDLC-64 controller detects either the finish of a valid
message (i.e., CRC check complete) or when the controller has experienced a message fault such as a CRC
checking error, or an overrun condition, or an abort has been seen. This is a latched bit and will be cleared when
read.
Bit 2: Receive Packet Start Event (RPS). Set when the HDLC-64 controller detects an opening byte. This is a
latched bit and will be cleared when read.
Bit 1: Receive FIFO Above High Watermark Set Event (RHWMS). Set when the receive 64-byte FIFO crosses
the high watermark as defined by the Receive HDLC-64 FIFO Control Register (RHFC). Rising edge detect of
RHWM.
Bit 0: Receive FIFO Not Empty Set Event (RNES). Set when the receive FIFO has transitioned from “empty” to
“not empty” (at least one byte has been put into the FIFO). Rising edge detect of RNE.
—
7
0
RLS5
Receive Latched Status Register 5 (HDLC-64)
094h + (200h x (n - 1)) : where n = 1 to 8
—
6
0
ROVR
5
0
RHOBT
184 of 313
4
0
.
RPE
3
0
DS26518 8-Port T1/E1/J1 Transceiver
RPS
2
0
RHWMS
1
0
RNES
0
0