upd78f0124m6gba1-8et Renesas Electronics Corporation., upd78f0124m6gba1-8et Datasheet - Page 348

no-image

upd78f0124m6gba1-8et

Manufacturer Part Number
upd78f0124m6gba1-8et
Description
8-bit Single-chip Microcontrollers
Manufacturer
Renesas Electronics Corporation.
Datasheet
(2) STOP mode
set are held. The I/O port output latches and output buffer statuses are also held.
18.1.2 Registers controlling standby function
348
In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is
Cautions 1. STOP mode can be used only when CPU is operating on the X1 input clock or internal
The standby function is controlled by the following two registers.
• Oscillation stabilization time counter status register (OSTC)
• Oscillation stabilization time select register (OSTS)
Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATOR.
STOP instruction execution sets the STOP mode. In the STOP mode, the X1 oscillator stops, stopping the whole
system, thereby considerably reducing the CPU operating current.
Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out.
However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is
released, select the HALT mode if it is necessary to start processing immediately upon interrupt request
generation.
2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation before
3. The following sequence is recommended for operating current reduction of the A/D converter
4. If the internal oscillator is operating before the STOP mode is set, oscillation of the internal
oscillation clock. HALT mode can be used when CPU is operating on the X1 input clock,
internal oscillation clock, or subsystem clock.
executed during internal oscillation clock operation, the X1 oscillator stops, but the internal
oscillator does not stop.
executing STOP instruction.
when the standby function is used: First clear bit 7 (ADCS) of the A/D converter mode
register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP
instruction.
oscillation clock cannot be stopped in the STOP mode.
oscillation clock is used as the CPU clock, the CPU operation is stopped for 17/f
STOP mode is released.
CHAPTER 18 STANDBY FUNCTION
User’s Manual U16315EJ3V1UD
However, when the STOP instruction is
However, when the internal
R
(s) after

Related parts for upd78f0124m6gba1-8et