ep1c6t144i8es Altera Corporation, ep1c6t144i8es Datasheet - Page 26

no-image

ep1c6t144i8es

Manufacturer Part Number
ep1c6t144i8es
Description
Cyclone Fpga Family
Manufacturer
Altera Corporation
Datasheet
Cyclone FPGA Family Data Sheet
Figure 14. Shift Register Memory Configuration
26
w
w
w
w
w
m
Data is written into each address location at the falling edge of the clock
and read from the address at the rising edge of the clock. The shift register
mode logic automatically controls the positive and negative edge clocking
to shift the data in one clock cycle.
block in the shift register mode.
m -Bit Shift Register
m -Bit Shift Register
m -Bit Shift Register
m -Bit Shift Register
n Shift Register
Figure 14
shows the M4K memory
w
w
w
w
Preliminary Information
Altera Corporation
n Number
of Taps

Related parts for ep1c6t144i8es