mc68hc05jb4p Freescale Semiconductor, Inc, mc68hc05jb4p Datasheet - Page 45

• Manufacturer Part Number: mc68hc05jb4p
• Description: Mc68hc705jb4 Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

6.1
6.2
6.3
MC68HC05JB4
REV 2
STOP MODE
STOP mode is entered by executing the STOP instruction. This is the lowest
power consumption mode of the MCU. In the STOP Mode the internal oscillator is
turned off, halting all internal processing.
Execution of the STOP instruction automatically clears the I-bit in the Condition
Code Register and sets the IRQE enable bit in the IRQ Control/Status Register so
that the IRQ external interrupt is enabled. All other registers, including the other
bits in the TCSR, and memory remain unaltered. All input/output lines remain
unchanged.
The MCU can be brought out of the STOP Mode by an IRQ external interrupt,
IRQ2 external interrupt or a USB coming out from Suspend Mode Interrupt (Bus
activity detection) or an externally generated RESET, USB Reset or an LVR reset.
When exiting the STOP Mode the internal oscillator will resume after a 128 or
4064 internal processor clock cycle oscillator stabilization delay.
WAIT MODE
WAIT mode is entered by executing the WAIT instruction. This places the MCU in
a low-power mode, which consumes more power than the STOP Mode. In the
WAIT Mode the internal processor clock is halted, suspending all processor and
internal bus activity. Execution of the WAIT instruction automatically clears the I-bit
in the Condition Code Register and sets the IRQE enable bit in the IRQ Control/
Status Register so that the IRQ external interrupt is enabled. All other registers,
memory, and input/output lines remain in their previous states.
The WAIT Mode may be exited when an external IRQ, IRQ2, USB, Timer1 or MFT
interrupt, an LVR reset, USB reset or an external RESET occurs.
DATA-RETENTION MODE
The Data-Retention mode is only available if the Low Voltage Reset function
(mask option) is not enabled.
In the data retention mode, the MCU retains RAM contents and CPU register con-
tents at V
MCU to remain in a low power consumption state during which it retains data, but
the CPU cannot execute instructions. The RESET pin must be held low during
data-retention mode.
DD
voltages as low as 2.0Vdc. The data retention feature allows the
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
LOW POWER MODES
February 24, 1999
GENERAL RELEASE SPECIFICATION