adau1361 Analog Devices, Inc., adau1361 Datasheet - Page 9

no-image

adau1361

Manufacturer Part Number
adau1361
Description
Stereo, Low Power, 96 Khz, 24-bit Audio Codec With Integrated Pll
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adau1361BCPZ
Manufacturer:
TOSHIBA
Quantity:
1 650
Part Number:
adau1361BCPZ
Manufacturer:
ADI
Quantity:
624
Part Number:
adau1361BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adau1361BCPZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
DIGITAL TIMING S
−40°C < T
Table 7. Dig
Pa
M ASTER CLOCK
SERIAL PORT
SPI POR T
I
DIGITAL MICROPHONE
2
C PORT
rameter
t
t
t
t
t
t
t
t
t
t
t
f
t
t
t
t
t
t
t
t
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CC
SCL
MP
MP
MP
MP
BIL
BIH
LIS
LIH
SIS
SIH
SODM
CCPL
CCPH
CLS
CLH
CLPH
CDS
CDH
COD
SCLH
SCLL
SCS
SCH
DS
SCR
SCF
SDR
SDF
BFT
DCF
DCR
DDV
DDH
LK
A
< +85°C, IOVDD = 3.3 V ± 10%.
ital Timing
PECIFICATIONS
t
74
37
24.7
18.5
5
5
5
5
5
5
10
10
5
10
10
5
5
0.6
1.3
0.6
0.6
100
0.6
22
0
MIN
Limit
t
488
244
162.7
122
50
10
50
400
300
300
300
300
10
10
30
12
MAX
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
kHz
μs
μs
μs
μs
ns
ns
ns
ns
ns
μs
ns
ns
ns
ns
Rev. 0 | Page 9 of 80
Descript
MCLK per
MCLK per
MCLK per
MCLK per
BCLK pul
BCLK pul
LRCLK setup. Time to BCLK rising.
LRCLK hold
DAC_SDA
DAC_SDA
ADC_SDA
CCLK frequency.
CCLK pulse width low.
CCLK pulse width high.
CLATCH
CLATCH hold. Time from CCLK rising.
CLATCH pulse width high.
CDATA setup. Time to CCLK rising.
CDATA hold. Time from CCLK rising.
COUT three-stated. Time from CLATCH rising.
SCL frequency.
SCL high.
SCL low.
Setup time; relevant for repeated start condition.
Hold time
Data setu
SCL rise t
SCL fall ti
SDA rise time.
SDA fall t
Bus-fr
R
Digital microphone clock fall time.
Digital microphone clock rise time.
Digital microphone delay time for valid data.
Digital microphone delay time for data three-stated.
L
= 1
ee t
MΩ C
s
ion
se width lo
se width h
ime.
me.
ime.
etup. T
p time.
ime. Time bet
iod, 256 ×
iod, 512 ×
iod
iod, 1024 ×
TA set
TA hold. T
TA delay. T
. After
,
. Time fr
L
, 768 × f
= 14 pF.
up. Time to
ime to CCLK rising.
this perio , the first clock i
igh.
om BCLK rising.
ime from BCLK ris
w.
ime from BCLK fa
f
f
S
S
S
f
mode
mode
mode
S
ween stop and star
mode.
d
BC
.
.
.
LK risin
lling
ing.
g.
in mas r mode.
t.
s gene
te
rated.
ADAU1361

Related parts for adau1361