lan9303m Standard Microsystems Corp., lan9303m Datasheet - Page 73
lan9303m
Manufacturer Part Number
lan9303m
Description
Small Form Factor Three Port 10/100 Managed Ethernet Switch With Dual Mii/rmii/turbo Mii
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9303M.pdf
(380 pages)
- Current page: 73 of 380
- Download datasheet (5Mb)
Small Form Factor Three Port 10/100 Managed Ethernet Switch with Dual MII/RMII/Turbo MII
Datasheet
SMSC LAN9303M/LAN9303Mi
6.3.2
6.3.2.1
Transmit MAC
The transmit MAC generates an Ethernet MAC frame from TX FIFO data. This includes generating the
preamble and SFD, calculating and appending the frame checksum value, optionally padding
undersize packets to meet the minimum packet requirement size (64 bytes), and maintaining a
standard inter-frame gap time during transmit.
The transmit MAC can operate at 10/100Mbps, half- or full-duplex, and with or without flow control
depending on the state of the transmission. In half-duplex mode, the transmit MAC meets CSMA/CD
IEEE 802.3 requirements. The transmit MAC will re-transmit if collisions occur during the first 64 bytes
(normal collisions), or will discard the packet if collisions occur after the first 64 bytes (late collisions).
The transmit MAC follows the standard truncated binary exponential back-off algorithm, collision and
jamming procedures.
The transmit MAC pre-pends the standard preamble and SFD to every packet from the FIFO. The
transmit MAC also follows, as default, the standard Inter-Frame Gap (IFG). The default IFG is 96 bit
times and can be adjusted via the IFG Config field of the
(MAC_TX_CFG_x).
Packet padding and cyclic redundant code (FCS) calculation may be optionally performed by the
transmit MAC. The auto-padding process automatically adds enough zeros to packets shorter than 64
bytes. The auto-padding and FCS generation is controlled via the
Transmit Configuration Register
The transmit FIFO acts as a temporary buffer between the transmit MAC and the Switch Engine. The
FIFO logic manages the re-transmission for normal collision conditions or discards the frames for late
or excessive collisions.
When in full-duplex mode, the transmit MAC uses the flow-control algorithm specified in IEEE 802.3.
MAC pause frames are used primarily for flow control packets, which pass signalling information
between stations. MAC pause frames have a unique type of 8808h, and a pause op-code of 0001h.
The MAC pause frame contains the pause value in the data field. The flow control manager will auto-
adapt the procedure based on traffic volume and speed to avoid packet loss and unnecessary pause
periods.
When in half-duplex mode, the MAC uses a back pressure algorithm. The back pressure algorithm is
based on a forced collision and an aggressive back-off algorithm.
Transmit Counters
The transmit MAC gathers statistics on each packet and increments the related counter registers. The
following transmit counters are supported for each Switch Fabric port. Refer to
Accessible Switch Control and Status Registers,” on page 226
Section 13.4.2.42
Total packets deferred
Total pause packets
Total OK packets
Total packets 64 bytes in size
Total packets 65 through 127 bytes in size
Total packets 128 through 255 bytes in size
Total packets 256 through 511 bytes in size
Total packets 512 through 1023 bytes in size
Total packets 1024 through maximum bytes in size
Total undersized packets
Total bytes transmitted from all packets
Total broadcast packets
for detailed descriptions of these counters.
(Section 13.4.2.27, on page
(Section 13.4.2.26, on page
(Section 13.4.2.25, on page
(Section 13.4.2.36, on page
(Section 13.4.2.34, on page
(MAC_TX_CFG_x).
(Section 13.4.2.28, on page
DATASHEET
73
(Section 13.4.2.35, on page
(Section 13.4.2.29, on page
(Section 13.4.2.31, on page
(Section 13.4.2.30, on page
(Section 13.4.2.32, on page
267)
266)
265)
(Section 13.4.2.33, on page
276)
Port x MAC Transmit Configuration Register
274)
268)
TX Pad Enable
and
275)
Section 13.4.2.25
269)
271)
270)
272)
Table 13.14, “Indirectly
bit of the
Revision 1.3 (08-27-09)
273)
Port x MAC
through
Related parts for lan9303m
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Interface, Integrated USB2.0 Compatible 3-Port Hub
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Feast ? Ast Ethernet Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Com20022i 10 Mbps Arcnet Ansi 878.1 Controller With 2k X 8 On-chip Ram
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Lpc47n207 Lpc Super I/o Irda Hot Docking Chip With Uart Data Brief
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Advanced I/o With X-bus Interface
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Fdc37m707 Enhanced Super I/o Controller With Wake-up Features
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Twenty Pin Uart Tpuart Corporation
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Enhanced Small Device Interface Controller
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Emc1001 1.5?c Smbus Temperature Sensor In Miniature Sot-23
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Beta Compensation And Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Multiple Temperature Sensor With Beta Compensation And Hottest Of Thermal Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Resistance Error Correction & Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet: