mc9s08gt32a Freescale Semiconductor, Inc, mc9s08gt32a Datasheet - Page 74

• Manufacturer Part Number: mc9s08gt32a
• Description: Hcs08 Microcontrollers 8-bit Microcontroller Family
• Manufacturer: Freescale Semiconductor, Inc

Chapter 5 Resets, Interrupts, and System Configuration
5.8.4
This register may be read at any time. Bits 3 and 2 are unimplemented and always read 0. This is a
write-once register so only the first write after reset is honored. Any subsequent attempt to write to SOPT
(intentionally or unintentionally) is ignored to avoid accidental changes to these sensitive settings. SOPT
should be written during the user’s reset initialization program to set the desired controls even if the desired
settings are the same as the reset settings.
74
BKGDPE
Reset
STOPE
COPE
COPT
Field
7
6
5
1
W
R
System Options Register (SOPT)
COPE
COP Watchdog Enable — This write-once bit defaults to 1 after reset.
0 COP watchdog timer disabled.
1 COP watchdog timer enabled (force reset on timeout).
COP Watchdog Timeout — This write-once bit defaults to 1 after reset.
0 Short timeout period selected (2
1 Long timeout period selected (2
Stop Mode Enable — This write-once bit defaults to 0 after reset, which disables stop mode. If stop mode is
disabled and a user program attempts to execute a STOP instruction, an illegal opcode reset is forced.
0 Stop mode disabled.
1 Stop mode enabled.
Background Debug Mode Pin Enable — The BKGDPE bit enables the PTG0/BKGD/MS pin to function as
BKGD/MS. When the bit is clear, the pin will function as PTG0, which is an output-only general-purpose I/O. This
pin always defaults to BKGD/MS function after any reset.
0 BKGD pin disabled.
1 BKGD pin enabled.
1
7
= Unimplemented or Reserved
COPT
1
6
Figure 5-5. System Options Register (SOPT)
STOPE
Table 5-5. SOPT Field Descriptions
MC9S08GB60A Data Sheet, Rev. 1.02
0
5
18
13
cycles of BUSCLK).
cycles of BUSCLK).
1
4
Description
3
0
0
0
0
2
BKGDPE
Freescale Semiconductor
1
1
1
0