mc9s08gt32a Freescale Semiconductor, Inc, mc9s08gt32a Datasheet - Page 95

no-image

mc9s08gt32a

Manufacturer Part Number
mc9s08gt32a
Description
Hcs08 Microcontrollers 8-bit Microcontroller Family
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08gt32aCFBE
Manufacturer:
FREESCAL
Quantity:
192
Part Number:
mc9s08gt32aCFBE
Manufacturer:
FREESCALE
Quantity:
4 400
Part Number:
mc9s08gt32aCFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08gt32aCFBE
Manufacturer:
FREESCALE
Quantity:
4 400
Part Number:
mc9s08gt32aCFBE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08gt32aCFBE
0
Part Number:
mc9s08gt32aCFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
6.6.5
Port E includes eight general-purpose I/O pins that share with the SCI1 and SPI modules. Port E pins used
as general-purpose I/O pins are controlled by the port E data (PTED), data direction (PTEDD), pullup
enable (PTEPE), and slew rate control (PTESE) registers.
If the SCI1 takes control of a port E pin, the corresponding PTEDD bit is ignored. PTESE can be used to
provide slew rate on the SCI1 transmit pin, TxD1. PTEPE can be used, provided the corresponding PTEDD
bit is 0, to provide a pullup device on the SCI1 receive pin, RxD1.
If the SPI takes control of a port E pin, the corresponding PTEDD bit is ignored. PTESE can be used to
provide slew rate on the SPI serial output pin (MOSI1 or MISO1) and serial clock pin (SPSCK1)
depending on the SPI operational mode. PTEPE can be used, provided the corresponding PTEDD bit is 0,
to provide a pullup device on the SPI serial input pins (MOSI1 or MISO1) and slave select pin (SS1)
depending on the SPI operational mode.
Reads of PTED will return the logic value of the corresponding pin, provided PTEDD is 0.
Freescale Semiconductor
PTED[7:0]
Reset
Field
7:0
W
R
PTED7
Port E Registers (PTED, PTEPE, PTESE, and PTEDD)
Port E Data Register Bits — For port E pins that are inputs, reads return the logic level on the pin. For port E
pins that are configured as outputs, reads return the last value written to this register.
Writes are latched into all bits in this register. For port E pins that are configured as outputs, the logic level is
driven out the corresponding MCU pin.
Reset forces PTED to all 0s, but these 0s are not driven out the corresponding pins because reset also configures
all port pins as high-impedance inputs with pullups disabled.
0
7
PTED6
0
6
Figure 6-25. Port E Data Register (PTED)
Table 6-17. PTED Field Descriptions
PTED5
MC9S08GB60A Data Sheet, Rev. 1.02
0
5
PTED4
0
4
Description
PTED3
3
0
PTED2
0
2
Chapter 6 Parallel Input/Output
PTED1
0
1
PTED0
0
0
95

Related parts for mc9s08gt32a